Invention Grant
US09071185B2 Constant voltage circuit and analog electronic clock 有权
恒压电路和模拟电子时钟

Constant voltage circuit and analog electronic clock
Abstract:
There are provided a constant voltage circuit that outputs a stable constant voltage for an analog electronic clock, and an analog electronic clock featuring low current consumption and prolonged battery life. The constant voltage circuit has a first voltage holding circuit connected between the gate of an output transistor and an output terminal and a second voltage holding circuit connected between the gate of the output transistor and a ground terminal, and carries out control such that the second voltage holding circuit is enabled when the motor is operated.
Public/Granted literature
Information query
Patent Agency Ranking
0/0