Invention Grant
US09087558B2 Sense amplifier circuit and semiconductor memory device 有权
感应放大器电路和半导体存储器件

Sense amplifier circuit and semiconductor memory device
Abstract:
A semiconductor device may comprise a first bit line, a second bit line, a memory cell connected to the first bit line, a bit line sense amplifier circuit and a control circuit. The bit line sense amplifier circuit may be coupled to the memory cell. The bit line sense amplifier circuit may include a first inverter having an input node coupled to the first bit line and an output node coupled to the second bit line, and a second inverter having an input node coupled to the second bit line and an output node coupled to the first bit line. The control circuit may be configured to activate the first inverter without activating the second inverter during a first time period and to activate the first inverter and the second inverter at the same time during a second time period after the first time period.
Public/Granted literature
Information query
Patent Agency Ranking
0/0