Invention Grant
- Patent Title: General input/output architecture, protocol and related methods to implement flow control
-
Application No.: US13730061Application Date: 2012-12-28
-
Publication No.: US09088495B2Publication Date: 2015-07-21
- Inventor: Jasmin Ajanovic , David Harriman , Blaise Fanning , David Lee
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Patent Capital Group
- Main IPC: G06F15/16
- IPC: G06F15/16 ; H04L12/801 ; G06F13/12 ; G06F13/38 ; G06F13/42 ; G06F13/40
Abstract:
An enhanced general input/output communication architecture, protocol and related methods are presented.
Public/Granted literature
- US20130254452A1 GENERAL INPUT/OUTPUT ARCHITECTURE, PROTOCOL AND RELATED METHODS TO IMPLEMENT FLOW CONTROL Public/Granted day:2013-09-26
Information query
