Invention Grant
- Patent Title: Tuck strategy in transistor manufacturing flow
- Patent Title (中): 晶体管制造流程中的Tuck策略
-
Application No.: US14076562Application Date: 2013-11-11
-
Publication No.: US09123808B2Publication Date: 2015-09-01
- Inventor: Robert Lutz
- Applicant: GLOBALFOUNDRIES Inc.
- Applicant Address: KY Grand Cayman
- Assignee: GLOBALFOUNDRIES Inc.
- Current Assignee: GLOBALFOUNDRIES Inc.
- Current Assignee Address: KY Grand Cayman
- Agency: Amerson Law Firm, PLLC
- Main IPC: H01L29/66
- IPC: H01L29/66 ; H01L29/78 ; H01L21/762

Abstract:
When forming field effect transistors with a semiconductor alloy layer, e.g., SiGe, embedded in the source/drain regions, a strategy called tucking has been developed in order to improve formation of the semiconductor alloy layer. An improved tucking strategy is hereby proposed, wherein the interface between the isolation region and the active region is not straight, but it rather defines an indentation, so that the active region protrudes into the isolation region in correspondence to the indentation. A gate is then formed on the surface of the device in such a way that a portion of the indentation is covered by the gate. An etching process is then performed, during which the gate acts as a screen. The etching thus gives rise to a cavity defined by a sidewall comprising portions exposing silicon, alternated to portions exposing the dielectric material of the isolation region.
Public/Granted literature
- US20150129933A1 TUCK STRATEGY IN TRANSISTOR MANUFACTURING FLOW Public/Granted day:2015-05-14
Information query
IPC分类: