Invention Grant
US09159683B2 Methods for etching copper during the fabrication of integrated circuits 有权
在制造集成电路期间蚀刻铜的方法

Methods for etching copper during the fabrication of integrated circuits
Abstract:
Methods for etching copper in the fabrication of integrated circuits are disclosed. In one exemplary embodiment, a method for fabricating an integrated circuit includes providing an integrated circuit structure including a copper bump structure and a copper seed layer underlying and adjacent to the copper bump structure and etching the seed layer selective to the copper bump structure using a wet etching chemistry consisting of H3PO4 in a volume percentage of about 0.07 to about 0.36, H2O2 in a volume percentage of about 0.1 to about 0.7, and a remainder of H2O, and optionally NH4OH.
Information query
Patent Agency Ranking
0/0