Invention Grant
- Patent Title: Semiconductor device
- Patent Title (中): 半导体器件
-
Application No.: US14448024Application Date: 2014-07-31
-
Publication No.: US09196744B2Publication Date: 2015-11-24
- Inventor: Shinya Sasagawa , Motomu Kurata , Hideaki Kuwabara , Mari Terashima
- Applicant: Semiconductor Energy Laboratory Co., Ltd.
- Applicant Address: JP Atsugi-shi, Kanagawa-ken
- Assignee: Semiconductor Energy Laboratory Co., Ltd.
- Current Assignee: Semiconductor Energy Laboratory Co., Ltd.
- Current Assignee Address: JP Atsugi-shi, Kanagawa-ken
- Agency: Robinson Intellectual Property Law Office, P.C.
- Agent Eric J. Robinson
- Priority: JP2011-247936 20111111
- Main IPC: H01L29/12
- IPC: H01L29/12 ; H01L29/786 ; H01L29/66 ; H01L29/417

Abstract:
To provide a highly reliable semiconductor device including a transistor using an oxide semiconductor. After a source electrode layer and a drain electrode layer are formed, an island-like oxide semiconductor layer is formed in a gap between these electrode layers so that a side surface of the oxide semiconductor layer is covered with a wiring, whereby light is prevented from entering the oxide semiconductor layer through the side surface. Further, a gate electrode layer is formed over the oxide semiconductor layer with a gate insulating layer interposed therebetween and impurities are introduced with the gate electrode layer used as a mask. Then, a conductive layer is provided on a side surface of the gate electrode layer in the channel length direction, whereby an Lov region is formed while maintaining a scaled-down channel length and entry of light from above into the oxide semiconductor layer is prevented.
Public/Granted literature
- US20140339552A1 SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF Public/Granted day:2014-11-20
Information query
IPC分类: