Invention Grant
US09201753B2 Integrated circuit and method for monitoring bus status in integrated circuit 有权
集成电路监控总线状态的集成电路及方法

Integrated circuit and method for monitoring bus status in integrated circuit
Abstract:
Embodiments of the present invention disclose an integrated circuit and a method for monitoring a bus status in the integrated circuit. Multiple status detectors and a top layer monitor are disposed in the integrated circuit. Each status detector in the multiple status detectors is used to read status data on a branch bus that is coupled to each status detector in the multiple status detectors, and then the top layer monitor collects the status data from each status detector, and outputs the status data through an interface.
Information query
Patent Agency Ranking
0/0