Invention Grant
- Patent Title: Trench interconnect having reduced fringe capacitance
- Patent Title (中): 具有降低的边缘电容的沟槽互连
-
Application No.: US14098346Application Date: 2013-12-05
-
Publication No.: US09214429B2Publication Date: 2015-12-15
- Inventor: John H. Zhang , Hsueh-Chung Chen , Lawrence A. Clevenger , Yann Mignot , Carl Radens , Richard Stephen Wise , Yannick Loquet , Yiheng Xu
- Applicant: STMicroelectronics, Inc. , International Business Machines Corporation
- Applicant Address: US TX Coppell US NY Armonk
- Assignee: STMicroelectronics, Inc.,International Business Machines Corporation
- Current Assignee: STMicroelectronics, Inc.,International Business Machines Corporation
- Current Assignee Address: US TX Coppell US NY Armonk
- Agency: Seed IP Law Group PLLC
- Main IPC: H01L23/48
- IPC: H01L23/48 ; H01L23/52 ; H01L29/40 ; H01L23/532 ; H01L21/768 ; H01L23/522

Abstract:
Ultra-low-k dielectric materials used as inter-layer dielectrics in high-performance integrated circuits are prone to be structurally unstable. The Young's modulus of such materials is decreased, resulting in porosity, poor film strength, cracking, and voids. An alternative dual damascene interconnect structure incorporates deep air gaps into a high modulus dielectric material to maintain structural stability while reducing capacitance between adjacent nanowires. Incorporation of a deep air gap having k=1.0 compensates for the use of a higher modulus film having a dielectric constant greater than the typical ultra-low-k (ULK) dielectric value of about 2.2. The higher modulus film containing the deep air gap is used as an insulator and a means of reducing fringe capacitance between adjacent metal lines. The dielectric layer between two adjacent metal lines thus forms a ULK/high-modulus dielectric bi-layer.
Public/Granted literature
- US20150162278A1 TRENCH INTERCONNECT HAVING REDUCED FRINGE CAPACITANCE Public/Granted day:2015-06-11
Information query
IPC分类: