Invention Grant
- Patent Title: Antiphase domain boundary-free III-V compound semiconductor material on semiconductor substrate and method for manufacturing thereof
- Patent Title (中): 半导体衬底上的反相畴界III-V族化合物半导体材料及其制造方法
-
Application No.: US13198959Application Date: 2011-08-05
-
Publication No.: US09218964B2Publication Date: 2015-12-22
- Inventor: Gang Wang , Matty Caymax , Maarten Leys , Wei-e Wang , Niamh Waldron
- Applicant: Gang Wang , Matty Caymax , Maarten Leys , Wei-e Wang , Niamh Waldron
- Applicant Address: BE Leuven BE Leuven
- Assignee: IMEC,Katholieke Universiteit Leuven, KU Leuven R&D
- Current Assignee: IMEC,Katholieke Universiteit Leuven, KU Leuven R&D
- Current Assignee Address: BE Leuven BE Leuven
- Agency: McDonnell Boehnen Hulbert & Berghoff LLP
- Main IPC: H01L21/20
- IPC: H01L21/20 ; H01L29/267 ; H01L21/02

Abstract:
Methods of manufacturing a III-V compound semiconductor material, and the semiconductor material thus manufactured, are disclosed. In one embodiment, the method comprises providing a substrate comprising a first semiconductor material having a {001} orientation and an insulating layer overlaying the first semiconductor material. The insulating layer comprises a recessed region exposing an exposed region of the first semiconductor material. The method further comprises forming a buffer layer overlaying the exposed region that comprises a group IV semiconductor material. The method further comprises thermally annealing the substrate and the buffer layer, thereby roughening the buffer layer to create a rounded, double-stepped surface having a step density and a step height. A product of the step density and the step height is greater than or equal to 0.05 on the surface. The method further comprises at least partially filling the recessed region with a III-V compound semiconductor material overlaying the surface.
Public/Granted literature
Information query
IPC分类: