Invention Grant
US09229462B2 Capless on chip voltage regulator using adaptive bulk bias 有权
无限片上稳压器采用自适应体积偏置

Capless on chip voltage regulator using adaptive bulk bias
Abstract:
An FDSOI integrated circuit die supplies on an output node a regulated output voltage based on a reference voltage. A pass transistor that passes a first current to the output node. A feedback loop regulates the output voltage by generating a second current based on the first current and applying a control signal to the pass transistor based on the second current. A loop current adaptor adapts a ratio of the first and second currents by adjusting a back gate bias voltage applied to a back gate of loop transistor of the feedback loop.
Public/Granted literature
Information query
Patent Agency Ranking
0/0