Invention Grant
US09240373B2 Semiconductor devices with close-packed via structures having in-plane routing and method of making same 有权
具有具有平面内路由的紧密堆叠的通孔结构的半导体器件及其制造方法

Semiconductor devices with close-packed via structures having in-plane routing and method of making same
Abstract:
The invention relates to a semiconductor structure, comprising a substrate of a semiconductor material having a first side (FS) and an opposite second side (BS). There is at least one conductive wafer-through via (V) comprising metal, and at least one recess (RDL) provided in the first side of the substrate and in the semiconductor material of the substrate. The recess is filled with metal and seamlessly connected with the wafer-through via. The exposed surfaces of the metal filled via and the metal filled recess are essentially flush with the substrate surface on the first side of the substrate. There is also provide an interposer comprising the above structure, further comprising contacts for attaching circuit boards and integrated circuits on opposite sides of the interposer. A method of making the structure is also provided.
Information query
Patent Agency Ranking
0/0