发明授权
- 专利标题: System-in-packages having vertically-interconnected leaded components and methods for the fabrication thereof
- 专利标题(中): 具有垂直互连的引线元件的系统级封装及其制造方法
-
申请号: US14310992申请日: 2014-06-20
-
公开(公告)号: US09281284B2公开(公告)日: 2016-03-08
- 发明人: Weng F. Yap , Zhiwei Gong
- 申请人: Weng F. Yap , Zhiwei Gong
- 申请人地址: US TX Austin
- 专利权人: FREESCALE SEMICONDUCTOR INC.
- 当前专利权人: FREESCALE SEMICONDUCTOR INC.
- 当前专利权人地址: US TX Austin
- 代理机构: Ingrassia Fisher & Lorenz, P.C.
- 主分类号: H01L23/58
- IPC分类号: H01L23/58 ; H01L23/66 ; H01L21/768 ; H01L23/31 ; H01L23/538 ; H01L23/00 ; H01L21/52 ; H01L23/552
摘要:
System-in-Packages (SiPs) and methods for producing SiPs are provided. In one embodiment, the above-described SiP fabrication method includes the step or process of forming a through-hole in a core package, the core package containing an electrically-conducive routing feature exposed at a sidewall surface of the through-hole. A leaded component is positioned adjacent the core package such that an elongated lead of the leaded component extends into the through-hole. An electrically-conductive material, such as solder, is then applied into the through hole to electrically couple the elongated lead of the leaded component to the electrically-conductive routing feature of the core package.
公开/授权文献
信息查询
IPC分类: