Invention Grant
US09286971B1 Method and circuits for low latency initialization of static random access memory 有权
用于静态随机存取存储器低延迟初始化的方法和电路

Method and circuits for low latency initialization of static random access memory
Abstract:
A method and various circuit embodiments for low latency initialization of an SRAM are disclosed. In one embodiment, an IC includes an SRAM coupled to at least one functional circuit block. The SRAM includes a number of storage location arranged in rows and columns. The functional circuit block and the SRAM may be in different power domains. Upon initially powering up or a restoration of power, the functional circuit block may assert an initialization signal to begin an initialization process. Responsive to the initialization signal, level shifters may force assertion of various select/enable signals in a decoder associated with the SRAM. Thereafter, initialization data may be written to the SRAM. Writing initialization data may be performed on a row-by-row basis, with all columns in a row being written to substantially simultaneously.
Information query
Patent Agency Ranking
0/0