Invention Grant
- Patent Title: IC die test, scan, and capture, shift, and update circuitry
- Patent Title (中): IC芯片测试，扫描和捕获，移位和更新电路
-
Application No.: US14948956Application Date: 2015-11-23
-
Publication No.: US09329234B2Publication Date: 2016-05-03
- Inventor: Lee D. Whetsel
- Applicant: Texas Instruments Incorporated
- Applicant Address: US TX Dallas
- Assignee: TEXAS INSTRUMENTS INCORPORATED
- Current Assignee: TEXAS INSTRUMENTS INCORPORATED
- Current Assignee Address: US TX Dallas
- Agent Lawrence J. Bassuk; Frank D. Cimino
- Main IPC: G01R31/3177
- IPC: G01R31/3177 ; G01R31/3185 ; G01R31/28 ; G01R31/3183
Abstract:
This disclosure describes die test architectures that can be implemented in a first, middle and last die of a die stack. The die test architectures are mainly the same, but for the exceptions mentioned in this disclosure.
Public/Granted literature
- US20160077152A1 3D TAP & SCAN PORT ARCHITECTURES Public/Granted day:2016-03-17
Information query
