Invention Grant
US09443594B2 Logic embedded nonvolatile memory device 有权
逻辑嵌入式非易失性存储器件

Logic embedded nonvolatile memory device
Abstract:
A logic embedded nonvolatile memory device is provided which includes a first erase gate line for erasing a plurality of first memory cells; a second erase gate line electrically separated from the first erase gate line and for erasing a plurality of second memory cells; a global erase gate line supplied with an erase voltage; and an erase gate selection switch formed between the first memory cells and the second memory cells, wherein the erase gate selection switch connects the global erase gate line to the first erase gate line or the second erase gate line according to an erase control signal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0