Invention Grant
US09448896B2 Torn write mitigation 有权
撕破写缓解

Torn write mitigation
Abstract:
Torn write mitigation circuitry determines if a write operation to memory is in progress at or about a time of power loss. In response to the write operation being in progress at or about the time of the power loss, the torn write mitigation circuitry causes torn write data and metadata to be stored to a non-volatile cache. The torn write data comprise data left in a degraded or uncorrectable state as a result of the loss of power. The metadata describe the torn write data.
Public/Granted literature
Information query
Patent Agency Ranking
0/0