Invention Grant
US09479179B2 Measuring setup and hold times using a virtual delay 有权
使用虚拟延迟测量设置和保持时间

Measuring setup and hold times using a virtual delay
Abstract:
Methodologies and an apparatus for measuring setup and hold times of fabricated semiconductor devices are provided. Embodiments include: providing a first digital frequency divider having an input and an output, the input of the first digital frequency divider receiving a first signal indicating an oscillating signal with a first delay; providing a second digital frequency divider having an input and output, the input of the second digital frequency divider receiving a second signal indicating the oscillating signal with a second delay; and providing a flip-flop having an input and an output, wherein the input of the flip-flop is coupled to the output of the second digital frequency divider and a data signal and clock signal for measuring a set-up time or hold time of a device under test are generated.
Public/Granted literature
Information query
Patent Agency Ranking
0/0