Invention Grant
US09543304B2 Vertical junction FinFET device and method for manufacture 有权
垂直结FinFET器件及其制造方法

Vertical junction FinFET device and method for manufacture
Abstract:
A vertical junction field effect transistor (JFET) is supported by a semiconductor substrate that includes a source region within the semiconductor substrate doped with a first conductivity-type dopant. A fin of semiconductor material doped with the first conductivity-type dopant has a first end in contact with the source region and further includes a second end and sidewalls between the first and second ends. A drain region is formed of first epitaxial material grown from the second end of the fin and doped with the first conductivity-type dopant. A gate structure is formed of second epitaxial material grown from the sidewalls of the fin and doped with a second conductivity-type dopant.
Public/Granted literature
Information query
Patent Agency Ranking
0/0