Invention Grant
US09543950B2 High speed complementary NMOS LUT logic 有权
高速互补NMOS LUT逻辑

High speed complementary NMOS LUT logic
Abstract:
A programmable logic is provided that uses only NMOS pass transistors to pass a true output signal to an internal true node and to pass a complement output signal to an internal complement node. The internal true and complement nodes are cross-coupled through PMOS transistors so that the discharge of one of the internal true and complement nodes switches on a corresponding one of the cross-coupled PMOS transistors to charge a remaining one of the internal true and complement nodes.
Public/Granted literature
Information query
Patent Agency Ranking
0/0