Invention Grant
- Patent Title: Synchronizing a translation lookaside buffer with page tables
- Patent Title (中): 将翻译后备缓冲区与页表进行同步
-
Application No.: US14954346Application Date: 2015-11-30
-
Publication No.: US09575899B2Publication Date: 2017-02-21
- Inventor: Vyacheslav Vladimirovich Malyugin , Boris Weissman , Ganesh Venkitachalam , Min Xu
- Applicant: VMware, Inc.
- Applicant Address: US CA Palo Alto
- Assignee: VMware, Inc.
- Current Assignee: VMware, Inc.
- Current Assignee Address: US CA Palo Alto
- Main IPC: G06F12/00
- IPC: G06F12/00 ; G06F13/00 ; G06F13/28 ; G06F12/10 ; G06F9/455 ; G06F12/08

Abstract:
The translation lookaside buffer (TLB) of a processor is kept in synchronization with a guest page table by use of an indicator referred to as a “T” bit. The T bit of the NPT/EPT entries mapping the guest page table are set when a page walk is performed on the NPT/EPT. When modifications are made to pages mapped by NPT/EPT entries with their T bit set, changes to the TLB are made so that the TLB remains in synchronization with the guest page table. Accordingly, record/replay of virtual machines of virtualized computer systems may be performed reliably with no non-determinism introduced by stale TLBs that fall out of synchronization with the guest page table.
Public/Granted literature
- US20160085686A1 SYNCHRONIZING A TRANSLATION LOOKASIDE BUFFER WITH PAGE TABLES Public/Granted day:2016-03-24
Information query