Parallel lookup in first and second value stores
Abstract:
A data processing apparatus includes a cache memory supporting parallel data loads involving both a first address and a second address. The first address is compared with TAG values stored within a first value store and the second address is compared in parallel with TAG values stored within a second value store. The second value store contains a proper subset of the data value stored within the first value store.
Public/Granted literature
Information query
Patent Agency Ranking
0/0