Semiconductor memory device for performing repair operations based on repair information stored therein
Abstract:
A semiconductor memory device includes a memory array region including normal cells and redundancy cells; a repair fuse block including a plurality of fuse sets suitable for programming repair addresses of the repair target cells as repair information, the repair fuse block being suitable for outputting the programmed repair information, in response to a boot-up signal; a fuse information storage block including a plurality of memory cells for storing the repair information outputted from the repair fuse block, the plurality of memory cells being refreshed simultaneously with the normal cells and the redundancy cells of the memory array region; and a repair control block suitable for comparing the repair information stored in the fuse information storage block and an address to generate a repair control signal to selectively activate redundant paths between the repair target cells and the redundancy cells.
Public/Granted literature
Information query
Patent Agency Ranking
0/0