Invention Grant
- Patent Title: Circuits with floating bias
-
Application No.: US14197818Application Date: 2014-03-05
-
Publication No.: US09729140B2Publication Date: 2017-08-08
- Inventor: JoAnn Close , Jennifer W. Pierdomenico , David Hall Whitney
- Applicant: Analog Devices, Inc.
- Applicant Address: US MA Norwood
- Assignee: Analog Devices, Inc.
- Current Assignee: Analog Devices, Inc.
- Current Assignee Address: US MA Norwood
- Agency: Knobbe, Martens, Olson & Bear, LLP
- Main IPC: H03K17/60
- IPC: H03K17/60 ; H03K17/56 ; H03K17/0812

Abstract:
Apparatus and methods to increase the range of a signal processing circuit. A system uses floating bias circuits coupled to a signal processing circuit to increase the range of power supplies that can be used with the signal processing circuit, while maintaining the components of the signal processing circuit within a breakdown voltage threshold. As the voltage level of the data signal varies, the voltage level of the floating bias circuits varies as well.
Public/Granted literature
- US20150256170A1 CIRCUITS WITH FLOATING BIAS Public/Granted day:2015-09-10
Information query
IPC分类: