Invention Grant
- Patent Title: Hardware apparatuses and methods to perform transactional power management
-
Application No.: US14752896Application Date: 2015-06-27
-
Publication No.: US09733689B2Publication Date: 2017-08-15
- Inventor: Rajeev D. Muralidhar , Harinarayanan Seshadri , Nivedha Krishnakumar , Youvedeep Singh , Suketu R. Partiwala
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Nicholson De Vos Webster & Elliott, LLP
- Main IPC: G06F1/00
- IPC: G06F1/00 ; G06F1/32 ; G06F9/30 ; G06F9/52

Abstract:
Methods and apparatuses relating to transactional power management are described. In one embodiment, a hardware apparatus includes a hardware processor having a core, a plurality of power domains to transition to one of a plurality of power states in response to a power management command for each power domain, and a power transaction unit to assign a first power management command as a first power transaction and a second power management command as a second power transaction for concurrent execution, perform a commit of the first power transaction and the second power transaction when there is no conflict between the first power transaction and the second power transaction, and perform an abort of the first power transaction and a commit of the second power transaction when there is a conflict between the first power transaction and the second power transaction.
Public/Granted literature
- US20160378160A1 HARDWARE APPARATUSES AND METHODS TO PERFORM TRANSACTIONAL POWER MANAGEMENT Public/Granted day:2016-12-29
Information query