Invention Grant
- Patent Title: Zero-latency network on chip (NoC)
-
Application No.: US14720947Application Date: 2015-05-25
-
Publication No.: US09882839B2Publication Date: 2018-01-30
- Inventor: Philippe Boucard , Jean-Jacques Lecler
- Applicant: QUALCOMM Technologies Inc.
- Applicant Address: US CA San Diego
- Assignee: QUALCOMM Incorporated
- Current Assignee: QUALCOMM Incorporated
- Current Assignee Address: US CA San Diego
- Agency: Muncy, Geissler, Olds & Lowe
- Priority: FR0957137 20091013
- Main IPC: G06F3/00
- IPC: G06F3/00 ; H04L12/28 ; H04L12/935 ; H04L12/709 ; H04L12/801 ; H04L12/933 ; G06F13/40 ; H04L29/06

Abstract:
Packet format configurability is extended for packets transported on physical links of an Intellectual Property (IP) core interconnect by using at least two independent parameters: one parameter governing data-width and one parameter governing latency penalty. The at least two independent parameters allow creation of transport protocol packets without additional latency insertion, which is useful for low-latency applications. The at least two independent parameters also allow creation of narrow packets with multi-cycle additional latency, which is useful for latency tolerant, area sensitive applications.
Public/Granted literature
- US20150256486A1 ZERO-LATENCY NETWORK ON CHIP (NOC) Public/Granted day:2015-09-10
Information query