A memory control system connects, by a single memory bus, plural memories that are individually operable and plural memory access source units so as to effectively use the single memory bus. The memory control system includes a memory request acceptance unit that permits each memory access source unit access to the memories on the basis of the type of access request from each memory access source unit and the type of access request in the memory that is in operation.