Invention Application
- Patent Title: CISC TO RISC INSTRUCTION TRANSLATION ALIGNMENT AND DECODING
- Patent Title (中): CISC指令翻译对齐和解码
-
Application No.: PCT/JP9300417Application Date: 1993-03-30
-
Publication No.: WO9320507A3Publication Date: 1994-01-06
- Inventor: COON BRETT , MIYAYAMA YOSHIYUKI , NGUYEN LE TRONG , WANG JOHANNES
- Applicant: SEIKO EPSON CORP
- Assignee: SEIKO EPSON CORP
- Current Assignee: SEIKO EPSON CORP
- Priority: US85759992 1992-03-31
- Main IPC: C10G1/00
- IPC: C10G1/00 ; C10G17/02 ; G06F9/22 ; G06F9/30 ; G06F9/318 ; G06F9/38 ; G06F15/76
Abstract:
A system and method for extracting complex, variable length computer instructions from a stream of complex instructions each subdivided into a variable number of instruction bytes, and aligning instruction bytes of individual ones of the complex instructions. The system receives a portion of the stream of complex instructions and extracts a first set of instruction bytes starting with the first instruction bytes, using an extract shifter. The set of instruction bytes are then passed to an align latch where they are aligned and output to a next instruction detector. The next instruction detector determines the end of the first instruction based on said set of instruction bytes. An extract shifter is used to extract and provide the next set of instruction bytes to an align shifter which aligns and outputs the next instruction. The process is then repeated for the remaining instruction bytes in the stream of complex instructions. The isolated complex instructions are decoded into nano-instructions which are processed by a RISC processor core.
Information query