Invention Application
WO0114971A9 SYSTEM AND METHOD FOR DETECTING DOUBLE-BIT ERRORS AND FOR CORRECTING ERRORS DUE TO COMPONENT FAILURES 审中-公开
用于检测双位错误和用于纠正由于组件故障而导致的错误的系统和方法

SYSTEM AND METHOD FOR DETECTING DOUBLE-BIT ERRORS AND FOR CORRECTING ERRORS DUE TO COMPONENT FAILURES
Abstract:
A system for detecting and correcting errors in a data block includes a check bits generation unit which receives and encode data to be protected. The check bits generation unit partition the data into a plurality of logical groups. The check bits generation unit generates a parity bit for each of the logical group and additionally generates a pair of global error correction codes. The error correction unit is configured to generate a parity error bit for each of the logical group of data based on the received data and the original parity bits, as well as first and second syndrome codes.
Patent Agency Ranking
0/0