Invention Application
- Patent Title: MATCH FILTER ARCHITECTURE
- Patent Title (中): 匹配滤波器架构
-
Application No.: PCT/US2000/028363Application Date: 2000-10-13
-
Publication No.: WO02033836A1Publication Date: 2002-04-25
- Main IPC: H04B1/708
- IPC: H04B1/708 ; H04B1/7093 ; H04B1/10
Abstract:
The present invention is a match filter (10) architecture that is used in the Spread ALOHA Multiple Access (SAMA) receiver to facilitate the separation of individual user's data from the incoming SAMA sample "chip" stream. The filter outputs the convolution of the incoming signals with the matched filter impulse response at the same rate as the sampling of incoming chips, thus providing a means to detect more than one user within one match pattern interval. The filter operates completely synchronously with a high frequency filter clock, which is used to generate the sample clock. Incoming chip samples are loaded in the delay shift register (7) at the sample clock rate. The samples are shifted at the filter clock frequency. Each bit in the chip trickles down through serial adders (11), with one clock period of delay for each serial adder (11). At the final accumulator (23), the serial sum bits are collected for parallel presentation to output registers at the sampling frequency.
Information query