Invention Application
WO2006132804A3 SYSTEM AND METHOD FOR POWER SAVING IN PIPELINED MICROPROCESSORS
审中-公开
在管道微处理器中节电的系统和方法
- Patent Title: SYSTEM AND METHOD FOR POWER SAVING IN PIPELINED MICROPROCESSORS
- Patent Title (中): 在管道微处理器中节电的系统和方法
-
Application No.: PCT/US2006020017Application Date: 2006-05-24
-
Publication No.: WO2006132804A3Publication Date: 2008-01-10
- Inventor: RENNO ERIK K , STROM OYVIND
- Applicant: ATMEL CORP , RENNO ERIK K , STROM OYVIND
- Assignee: ATMEL CORP,RENNO ERIK K,STROM OYVIND
- Current Assignee: ATMEL CORP,RENNO ERIK K,STROM OYVIND
- Priority: US14646705 2005-06-07
- Main IPC: G06F9/30
- IPC: G06F9/30
Abstract:
A system and method for preserving power in a microprocessor pipeline (300). The system includes a register file read control unit (305), the read control unit (305) being configured to monitor one or more outputs from a control /decode unit (205) of the pipeline (300) and monitor write addresses from one or more other stages of the pipeline. The system also includes one or more read inhibit units (301, 303) each having an input, an output, and an enable terminal, the output of each of the one or more read inhibit units (301, 303) being coupled to a unique register port of a register file (109) within the pipeline (300). The input of each of the one or more read inhibit units (301, 303) being coupled to the control/decode unit (205), and the enable terminal of each of the one or more read inhibit units (301, 303) being coupled to a unique output of the read control unit (305).
Information query