Invention Application
WO2009085409A1 IN-SITU CAVITY INTEGRATED CIRCUIT PACKAGE 审中-公开
IN-SITU CAVITY集成电路封装

IN-SITU CAVITY INTEGRATED CIRCUIT PACKAGE
Abstract:
A flip chip semiconductor packaging device and method that incorporates in situ formation of cavities underneath selected portions of a die during a flip chip die bonding process. A method of flip chip semiconductor component packaging includes providing a die having a first surface, forming a barrier on first surface of the die, the barrier at least partially surrounding a designated location on the first surface of the die, bonding the die to a substrate in a flip chip configuration, and flowing molding compound over the die and over at least a portion of the substrate. Bonding the die to the substrate includes causing contact between the barrier and the substrate such that flow of the molding compound is blocked by the barrier to provide a cavity between the die and the substrate, the cavity being proximate the designated location on the first surface of the die.
Patent Agency Ranking
0/0