Invention Application
- Patent Title: METHOD OF MANUFACTURING AN ELECTRONIC STRUCTURE COMPRISING REDUCING SOLDER PAD TOPOLOGY DIFFERENCES BY PLANARIZATION AND CORRESPONDING ELECTRONIC STRUCTURE
- Patent Title (中): 通过平面化和相应的电子结构制造包含减少焊料平台拓扑差异的电子结构的方法
-
Application No.: PCT/IB2014061968Application Date: 2014-06-05
-
Publication No.: WO2014207590A3Publication Date: 2015-05-07
- Inventor: LEI JIPU , SCHIAFFINO STEFANO , NICKEL ALEXANDER H , NG MOOI GUAN , AKRAM SALMAN
- Applicant: KONINKL PHILIPS NV
- Assignee: KONINKL PHILIPS NV
- Current Assignee: KONINKL PHILIPS NV
- Priority: US201361838457 2013-06-24
- Main IPC: H01L21/60
- IPC: H01L21/60 ; H01L21/48 ; H01L23/485 ; H01L23/498
Abstract:
A technique is disclosed for causing the top surfaces of solder bumps on a chip (40) to be in the same plane to ensure a more reliable bond between the chip (40) and a substrate (62). The chip (40) is provided with solder pads (42, 44) that may have different heights. A dielectric layer (50) is formed between the solder pads (42, 44). A relatively thick metal layer (52) is plated over the solder pads (42, 44). The metal layer (52) is planarized to cause the top surfaces of the metal layer (52) portions over the solder pads (42, 44) to be in the same plane and above the dielectric layer (50). A substantially uniform thin layer of solder (58) is deposited over the planarized metal layer portions (52) so that the top surfaces of the solder bumps are substantially in the same plane, which may be substantially parallel to the top surface of the chip (40) or at an angle relative to the top surface of the chip (40). The chip (40) is then positioned over a substrate (62) having corresponding metal pads (64), and the solder (58) is reflowed or ultrasonically bonded to the substrate pads (64).
Information query
IPC分类: