Invention Application
WO2017111836A1 PACKAGE STACKING USING CHIP TO WAFER BONDING 审中-公开
堆叠堆叠使用芯片进行晶圆绑定

PACKAGE STACKING USING CHIP TO WAFER BONDING
Abstract:
Embodiments are generally directed to package stacking using chip to wafer bonding. An embodiment of a device includes a first stacked layer including one or more semiconductor dies, components or both, the first stacked layer further including a first dielectric layer, the first stacked layer being thinned to a first thickness; and a second stacked layer of one or more semiconductor dies, components, or both, the second stacked layer further including a second dielectric layer, the second stacked layer being fabricated on the first stacked layer.
Patent Agency Ranking
0/0