Invention Application
- Patent Title: THRESHOLD TRACKING POWER-ON-RESET CIRCUIT
-
Application No.: PCT/US2020/064786Application Date: 2020-12-14
-
Publication No.: WO2021119578A1Publication Date: 2021-06-17
- Inventor: KAUR, Divya , CHAUHAN, Rajat
- Applicant: TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
- Applicant Address: P.O. Box 655474, Mail Station 3999; 24-1, Nishi-shinjuku 6-chome
- Assignee: TEXAS INSTRUMENTS INCORPORATED,TEXAS INSTRUMENTS JAPAN LIMITED
- Current Assignee: TEXAS INSTRUMENTS INCORPORATED,TEXAS INSTRUMENTS JAPAN LIMITED
- Current Assignee Address: P.O. Box 655474, Mail Station 3999; 24-1, Nishi-shinjuku 6-chome
- Agency: ABRAHAM, Ebby et al.
- Priority: US17/038,100 2020-09-30
- Main IPC: H03K17/22
- IPC: H03K17/22 ; G11C5/14
Abstract:
A power-on-reset (POR) circuit (800) includes an NFET branch (302) and a PFET branch (306). The NFET branch (302) includes: an n-channel field effect transistor (NFET) (310, 312) having a first threshold voltage (Vthn); and a first quiescent bias current source (304) coupled between a supply terminal (VDD) and the NFET (310, 312). The PFET branch (306) includes: a p-channel field effect transistor (PFET) (316, 318) having a second threshold voltage (Vthp); and a second quiescent bias current source (308) coupled between a ground terminal and the PFET (316, 318). The POR circuit (800) is configured to provide a POR signal at an output terminal (816, 818, 820) based on: the first threshold voltage (Vthn) or the second threshold voltage (Vthp), whichever is larger; and a voltage margin (Vmargin). The output terminal (816) is coupled between the PFET branch (306) and the second quiescent bias current source (308).
Information query
IPC分类:
