Transmission equipment and a load-distribution transmitting method in the transmission equipment
    81.
    发明公开
    Transmission equipment and a load-distribution transmitting method in the transmission equipment 失效
    传输设备和传输设备中的负载分配传输方法

    公开(公告)号:EP0909061A3

    公开(公告)日:1999-12-15

    申请号:EP98305870.2

    申请日:1998-07-23

    申请人: FUJITSU LIMITED

    IPC分类号: H04L12/56 H04L25/14

    CPC分类号: H04L25/14

    摘要: Transmission equipment (1) in which, when a frame is received from a network, an output physical port is decided by a path deciding section (14) and a corresponding output logical port is decided by an output physical port deciding section (15). The frame is outputted to the output physical port, and when following received frames are successively transmitted, an output physical port number, to which each frame is outputted, is incremented by a port number increment section (18) each time a frame is transmitted, and a destination to which the frame is outputted is switched among output physical ports.

    摘要翻译: 传输设备(1),其中当从网络接收到帧时,输出物理端口由路径判定部分(14)判定,并且相应的输出逻辑端口由输出物理端口判定部分(15)判定。 该帧被输出到输出物理端口,并且当后续接收到的帧被连续地发送时,每一帧被发送时,每个帧被输出的输出物理端口号通过端口号增加部分(18)递增, 并且输出帧的目的地在输出物理端口之间切换。

    Skew compensation for parallel transmission
    82.
    发明公开
    Skew compensation for parallel transmission 审中-公开
    VerschiebungsausgleichfürparalleleÜbertragung

    公开(公告)号:EP0936785A2

    公开(公告)日:1999-08-18

    申请号:EP99400357.2

    申请日:1999-02-15

    IPC分类号: H04L25/14

    CPC分类号: H04L25/14

    摘要: A channel-to-channel skew compensation apparatus is provided with N number of frame synchronization circuits (11) for generating frame signals to indicate data position of parallel data on a common time axis for each data transmission channel; a reference timing determination circuit (16) for determining a reference timing based on N frame signals output from the frame synchronization circuit (11); a skewing amount detection section (15) for generating N skewing amount signals according to the reference timing determined by the reference timing determination circuit (16); and a timing compensation section (13) for adjusting output timing of parallel data for each transmission channel according to the skewing amount signal generated by the skewing amount detection section (15).

    摘要翻译: 一个通道间通道偏移补偿装置设有N个帧同步电路(11),用于产生用于指示每个数据传输通道的公共时间轴上并行数据的数据位置的帧信号; 基准定时确定电路(16),用于根据从帧同步电路(11)输出的N帧信号确定参考定时; 根据由基准定时确定电路(16)确定的参考定时产生N个偏斜信号的偏斜检测部分(15); 以及根据由偏斜检测部分(15)产生的偏斜信号,调整每个传输信道的并行数据的输出定时的定时补偿部分(13)。

    Verfahren zur Fernübertragung hoher Datenraten über eine Mehrzahl von Kanälen niedriger Datenraten
    84.
    发明公开
    Verfahren zur Fernübertragung hoher Datenraten über eine Mehrzahl von Kanälen niedriger Datenraten 失效
    在高速数据传输的高速数据传输的方法

    公开(公告)号:EP0461445A3

    公开(公告)日:1993-04-28

    申请号:EP91108392.1

    申请日:1991-05-24

    IPC分类号: H04L25/14

    CPC分类号: H04J3/07 H04L25/14

    摘要: Die vorliegende Erfindung betrifft ein Verfahren und eine Vorrichtung zur Fernübertragung von Daten, bei welchem zur Erhöhung der Übertragungsgeschwindigkeit in einem Eingangskanal (1) anstehende Daten auf mindestens zwei Übertragungskanäle (20') jeweils begrenzter Übertragungskapazität aufgeteilt, entlang der Übertragungsstrecke übermittelt, synchronisiert empfangen und in der ursprünglichen Anordnung in einen Ausgabekanal (3') gegeben werden, der seinerseits mit einem Speicher oder einer Datenverarbeitungseinrichtung verbunden ist. Um eine höhere Datenübertragungsgeschwindigkeit zu ermöglichen, wobei die Zahl der Übertragungskanäle in weiten Bereichen beliebig variierbar ist, wird erfindungsgemäß vorgeschlagen, daß in allen Übertragungskanälen (20') in fester relativer Zeitbeziehung ein Ausrichtsignal gesendet wird, welchem die Übertragung von Datensignalen folgt, wobei die sich beim Empfang des Ausrichtsignales ergebenden Laufzeitunterschiede in den verschiedenen Übertragungskanälen (20') dadurch berücksichtigt werden, daß nach dem Empfang eines Ausrichtsignales in einem Übertragungskanal (20') die in diesem Übertragungskanal (20') folgenden Daten in einen FIFO-Speicher (50) (First In First Out-Speicher) eingelesen und entsprechend der senderseitig festgelegten Reihenfolge erst dann aus den FIFO-Speichern (50) ausgelesen werden, wenn in allen benutzten Übertragungskanälen (20') das Ausrichtsignal empfangen worden ist.

    DIGITAL DATA TRANSMISSION SYSTEM.
    86.
    发明公开
    DIGITAL DATA TRANSMISSION SYSTEM. 失效
    数字数据传输系统。

    公开(公告)号:EP0519954A1

    公开(公告)日:1992-12-30

    申请号:EP91905469

    申请日:1991-03-15

    摘要: Procédé de transmission de signaux possédant un débit binaire supérieur au débit binaire prédéterminé dans un système de transmission de données numériques fournissant normalement des canaux de données discrets possédant le débit binaire de base prédéterminé, les canaux étant soumis à différentes caractéristiques de retard de propagation dans le système. Un groupe de k canaux de données à débit binaire prédéterminé est affecté comme canal virtuel de transmission desdits signaux à débit binaire élevé. Un canal de service est défini dans l'un des canaux du groupe. Les signaux à débit binaire élevé sont divisés en n sous-signaux, où nk, possédant un débit binaire égal ou inférieur au débit binaire prédéterminé. Les n sous-signaux sont transmis par les canaux de données, les signaux de service sont transmis par intermittence par les canaux dans des tranches attribuées normalement aux données. Ces tranches de données sont transmises par le canal de service tandis que les signaux de service sont transmis dans les tranches qui leur sont attribuées. Les signaux de service sont utilisés à l'extrémité pour rassembler les n sous-signaux dans ledit signal de données original à débit binaire élevé.

    Inverse multiplexer and demultiplexer techniques
    87.
    发明公开
    Inverse multiplexer and demultiplexer techniques 失效
    反向多路复用器和解复用器技术

    公开(公告)号:EP0436293A3

    公开(公告)日:1991-10-30

    申请号:EP90312744.7

    申请日:1990-11-22

    申请人: AT&T Corp.

    IPC分类号: H04L25/14

    CPC分类号: H04L25/14 H04J2203/0094

    摘要: An Inverse Multiplexer is disclosed which first demultiplexes a first data rate input signal into a plurality of second lower data rate subsectional signals, where each subsectional signal is provided with a periodic synchronization marker and includes a data rate which is less than the channel data rate used to transmit that subsectional signal to a remote terminal. Programmable Multiplexers (PMUXs) then operate to each take one or more subsectional signals that are (1) clock synchronized to a PMUX clock, and (2) a rational fraction of the channel data rate, and map contiguously assigned time slots in a capacity domain frame for each subsectional signal to time slots of a time domain frame format using a 2-step or 3-step digit reverse technique. The resultant time domain format has the input subsectional capacity domain time slots substantially uniformly distributed over the time domain frame. At the receiving end, an Inverse Demultiplexer performs the reverse operation to recover the original first data rate input signal.

    Inverse multiplexer and demultiplexer techniques
    88.
    发明公开
    Inverse multiplexer and demultiplexer techniques 失效
    反向复用器和解复用器

    公开(公告)号:EP0436293A2

    公开(公告)日:1991-07-10

    申请号:EP90312744.7

    申请日:1990-11-22

    申请人: AT&T Corp.

    IPC分类号: H04L25/14

    CPC分类号: H04L25/14 H04J2203/0094

    摘要: An Inverse Multiplexer is disclosed which first demultiplexes a first data rate input signal into a plurality of second lower data rate subsectional signals, where each subsectional signal is provided with a periodic synchronization marker and includes a data rate which is less than the channel data rate used to transmit that subsectional signal to a remote terminal. Programmable Multiplexers (PMUXs) then operate to each take one or more subsectional signals that are (1) clock synchronized to a PMUX clock, and (2) a rational fraction of the channel data rate, and map contiguously assigned time slots in a capacity domain frame for each subsectional signal to time slots of a time domain frame format using a 2-step or 3-step digit reverse technique. The resultant time domain format has the input subsectional capacity domain time slots substantially uniformly distributed over the time domain frame. At the receiving end, an Inverse Demultiplexer performs the reverse operation to recover the original first data rate input signal.

    摘要翻译: 公开了一种反向多路复用器,其首先将第一数据速率输入信号解复用为多个第二较低数据速率子信号,其中每个子信号具有周期性同步标记,并且包括小于所使用的信道数据速率的数据速率 将该分段信号发送到远程终端。 可编程多路复用器(PMUX)然后操作,每个采取一个或多个子信号,其中(1)与PMUX时钟同步时钟,(2)信道数据速率的有理分数,并且映射容量域中连续分配的时隙 使用2步或3步数字反向技术将每个子信号的帧映射到时域帧格式的时隙。 所得到的时域格式具有在时域帧上基本上均匀分布的输入分段容量域时隙。 在接收端,反向解复用器执行反向操作以恢复原始的第一数据速率输入信号。

    High speed data communications system
    89.
    发明公开
    High speed data communications system 失效
    高速数据通信系统

    公开(公告)号:EP0164749A3

    公开(公告)日:1987-07-22

    申请号:EP85107272

    申请日:1985-06-12

    申请人: COENCO LTD.

    IPC分类号: H04L25/14

    CPC分类号: H04L27/2602 H04L1/06

    摘要: An improved data transmission system has a transmitter which includes a modulator responsive to a synthesized modulating signal, which provides for transmission of data substreams on parallel subchannels, for example, by using subcarrier frequencies. At the receiver the subcarriers are received and data is selected from the received subcarriers at two diverse receivers. in addition, there are provided signals added to the transmitted data for retiming the data at the receiver.

    Broadband digital transmission systems
    90.
    发明公开
    Broadband digital transmission systems 失效
    宽带数字传输系统。

    公开(公告)号:EP0159810A1

    公开(公告)日:1985-10-30

    申请号:EP85301951.1

    申请日:1985-03-20

    IPC分类号: H04L25/14

    CPC分类号: H04L25/14 H04J3/0626

    摘要: @ A broadband digital transmission system enables high bit rate data stream to be transmissed over low bit rate telephone networks.
    A high bit rate stream of data from a source 2 is distributed by a distributor 4 into six separate streams to provide six low bit rate streams of data.
    A call unbit 6 establishes six channel communication with a receiver 20 and the six data streams are fed in parallel along the six channels. A reassembler 34 receives the six low bit rate streams and reconstructs them to produce the original high bit rate stream of data.