-
公开(公告)号:US20100115190A1
公开(公告)日:2010-05-06
申请号:US12525543
申请日:2008-01-24
申请人: Yookun Cho , Sang Lyul Min , Jin Hyuk Yoon , Sung-Kwan Kim , Joosun Hahn
发明人: Yookun Cho , Sang Lyul Min , Jin Hyuk Yoon , Sung-Kwan Kim , Joosun Hahn
CPC分类号: G06F12/0246
摘要: A system for processing a read request for maximizing host read performance in a flash memory-based storage device is provided. The system for processing the read request solves a bottleneck phenomenon caused by a processor by adding an independent automatic read request processor, different from a conventional system in which a processor of a storage device processes the read request. Also, when processing the read request, a storage device using a write buffer may control a process of merging data of the write buffer and a flash memory and transmitting the data to a host based on a descriptor array, thereby minimizing processor overhead.
摘要翻译: 提供一种用于处理在基于闪存存储器的存储设备中最大化主机读取性能的读取请求的系统。 用于处理读取请求的系统通过添加与存储设备的处理器处理读取请求的常规系统不同的独立的自动读取请求处理器来解决由处理器引起的瓶颈现象。 此外,当处理读取请求时,使用写入缓冲器的存储装置可以控制合并写入缓冲器和闪速存储器的数据的过程,并且基于描述符阵列将数据发送到主机,由此最小化处理器开销。
-
2.
公开(公告)号:US08296505B2
公开(公告)日:2012-10-23
申请号:US12525553
申请日:2008-01-24
申请人: Sang Lyul Min , Yoonjae Seong , Sung-Kwan Kim , Joosun Hahn
发明人: Sang Lyul Min , Yoonjae Seong , Sung-Kwan Kim , Joosun Hahn
IPC分类号: G06F12/00
CPC分类号: G06F13/1668 , G06F3/061 , G06F3/0659 , G06F3/0679 , G11C2216/20
摘要: Disclosed are a system and method for controlling a flash memory using a descriptor array, which may maximize a performance of a flash memory based-storage system. The system includes a descriptor array receipt unit for receiving, from a processor, a descriptor array including, at least one descriptor corresponding to at least one operation; and a flash memory control unit for verifying the descriptor included in the descriptor array and executing a flash memory control command included in the verified descriptor, wherein the flash memory control unit executes the flash memory control command independent from the operation of the processor.
摘要翻译: 公开了一种使用描述符阵列来控制闪速存储器的系统和方法,其可以使基于闪存的存储系统的性能最大化。 该系统包括描述符数组接收单元,用于从处理器接收包括至少一个对应于至少一个操作的描述符的描述符阵列; 以及闪速存储器控制单元,用于验证描述符阵列中包括的描述符并执行包括在所述经验证的描述符中的闪速存储器控制命令,其中所述闪速存储器控制单元独立于所述处理器的操作执行所述闪速存储器控制命令。
-
公开(公告)号:US08255663B2
公开(公告)日:2012-08-28
申请号:US12525543
申请日:2008-01-24
申请人: Yookun Cho , Sang Lyul Min , Sung-Kwan Kim , Joosun Hahn , Jin Hyuk Yoon
发明人: Yookun Cho , Sang Lyul Min , Sung-Kwan Kim , Joosun Hahn , Jin Hyuk Yoon
IPC分类号: G06F12/00
CPC分类号: G06F12/0246
摘要: A system for processing a read request for maximizing host read performance in a flash memory-based storage device is provided. The system for processing the read request solves a bottleneck phenomenon caused by a processor by adding an independent automatic read request processor, different from a conventional system in which a processor of a storage device processes the read request. Also, when processing the read request, a storage device using a write buffer may control a process of merging data of the write buffer and a flash memory and transmitting the data to a host based on a descriptor array, thereby minimizing processor overhead.
摘要翻译: 提供一种用于处理在基于闪存存储器的存储设备中最大化主机读取性能的读取请求的系统。 用于处理读取请求的系统通过添加与存储设备的处理器处理读取请求的常规系统不同的独立的自动读取请求处理器来解决由处理器引起的瓶颈现象。 此外,当处理读取请求时,使用写入缓冲器的存储装置可以控制合并写入缓冲器和闪速存储器的数据的过程,并且基于描述符阵列将数据发送到主机,由此最小化处理器开销。
-
-