公开(公告)号：US10467007B1

公开(公告)日：2019-11-05

申请号：US15995303

申请日：2018-06-01

Applicant: BAE Systems Information and Electronic Systems Integration Inc.

Inventor： Steven G Santee ,  Jane O Gilliam ,  Dale A Rickard

IPC: G06F3/00 ,  G06F9/30 ,  G06F9/38 ,  G06F9/52 ,  G06F15/173 ,  G06F15/17 ,  G06F15/76

Abstract: A core suitable for inclusion in an ASIC or other integrated circuit includes a plurality of SPI masters, each of which is able to control and coordinate the timing of a plurality of SPI-controlled devices via an associated SPI bus. Each SPI master is controlled by a corresponding core controller that includes memory, interrupts, flags, timers, and an instruction processor that can independently execute instructions stored in the memory to control data communication between the core controller and its associated SPI master, and between the SPI master and one or more SPI slave devices. The core controllers can be simultaneously started, resynchronized, staggered, and otherwise coordinated with each other. Embodiments further permit bypassing of the core controllers for direct data exchange between external resources and the SPI masters.