中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

5 records (took 0.011 seconds)

    TECHNIQUES FOR ZONED NAMESPACE (ZNS) STORAGE USING MULTIPLE ZONES
    1.
    发明申请
    TECHNIQUES FOR ZONED NAMESPACE (ZNS) STORAGE USING MULTIPLE ZONES 有权

    公开(公告)号：US20230075437A1

    公开(公告)日：2023-03-09

    申请号：US18056083

    申请日：2022-11-16

    Applicant: Lemon Inc.

    Inventor： Peng XU ,  Sheng QIU ,  Chaohong HU ,  Kyoungryun BAE

    IPC: G06F3/06 ,  G06F12/0802

    Abstract: Described are examples for storing, in a first zone cache, one or more logical blocks (LBs) corresponding to a data chunk, writing, for each LB in the data chunk, a cache element of a cache entry that points to the LB in the first zone cache, where the cache entry includes multiple cache elements corresponding to the multiple LBs of the data chunk, writing, for the cache entry, a table entry in a mapping table that points to the cache entry, and when a storage policy is triggered for the cache entry, writing the multiple LBs, pointed to by each cache element of the cache entry, as contiguous LBs in an isolation block for the data chunk in a second zone stream, and updating the table entry to point to the isolation block in the second zone stream.

    DEVICE AND METHODS FOR MANAGING THE DATA INTEGRITY OF READ AND WRITE OPERATIONS
    3.
    发明公开
    DEVICE AND METHODS FOR MANAGING THE DATA INTEGRITY OF READ AND WRITE OPERATIONS 审中-公开

    公开(公告)号：US20240248794A1

    公开(公告)日：2024-07-25

    申请号：US18582524

    申请日：2024-02-20

    Applicant: Lemon Inc.

    Inventor： Peng XU ,  Fei LIU ,  Kyoungryun BAE ,  Hao WANG ,  Ming LIN ,  Wei TANG ,  Sheng QIU ,  Yang LIU

    IPC: G06F11/10

    CPC classification number: G06F11/1004 ,  G06F11/1068

    Abstract: A computing device for verifying data integrity is provided, comprising a memory controller configured to receive a plurality of original data blocks. Each original data block has an associated initial CRC value. The memory controller then segments and recombines the received data blocks into logic blocks, and calculates a new logic block CRC value for each logic block. The logic blocks are transmitted with their respective new logic block CRC values to a storage device, and the logic blocks are written to non-volatile memory of the storage device in a write operation. After the write operation, a combined CRC value is calculated for the logic blocks and a combined CRC value for the original data blocks, and compare the combined CRC values. The memory controller determines whether the combined CRC values match. When they match, the memory controller generates a verification response verifying the integrity of the write operation.

Patent Agency Ranking