Hardware-based atomic operations for supporting inter-task communication

    公开(公告)号:US10055342B2

    公开(公告)日:2018-08-21

    申请号:US14219696

    申请日:2014-03-19

    CPC classification number: G06F12/023 G06F9/526 G06F9/54 G06F9/546

    Abstract: This disclosure describes techniques for supporting inter-task communication in a parallel computing system. The techniques for supporting inter-task communication may use hardware-based atomic operations to maintain the state of a pipe. A pipe may refer to a First-In, First-Out (FIFO)-organized buffer that allows various tasks to interact with the buffer as data producers or data consumers. Various pipe implementations may use multiple state parameters to define the state of a pipe. The hardware-based atomic operations described in this disclosure may modify multiple pipe state parameters in an atomic fashion. Modifying multiple pipe state parameters in an atomic fashion may avoid race conditions that would otherwise occur when multiple producers and/or multiple consumers attempt to modify the state of a pipe at the same time. In this way, pipe-based inter-task communication may be supported in a parallel computing system.

    HARDWARE-BASED ATOMIC OPERATIONS FOR SUPPORTING INTER-TASK COMMUNICATION
    2.
    发明申请
    HARDWARE-BASED ATOMIC OPERATIONS FOR SUPPORTING INTER-TASK COMMUNICATION 审中-公开
    基于硬件的原子操作支持任务通信

    公开(公告)号:US20150269065A1

    公开(公告)日:2015-09-24

    申请号:US14219696

    申请日:2014-03-19

    CPC classification number: G06F12/023 G06F9/526 G06F9/54 G06F9/546

    Abstract: This disclosure describes techniques for supporting inter-task communication in a parallel computing system. The techniques for supporting inter-task communication may use hardware-based atomic operations to maintain the state of a pipe. A pipe may refer to a First-In, First-Out (FIFO)-organized buffer that allows various tasks to interact with the buffer as data producers or data consumers. Various pipe implementations may use multiple state parameters to define the state of a pipe. The hardware-based atomic operations described in this disclosure may modify multiple pipe state parameters in an atomic fashion. Modifying multiple pipe state parameters in an atomic fashion may avoid race conditions that would otherwise occur when multiple producers and/or multiple consumers attempt to modify the state of a pipe at the same time. In this way, pipe-based inter-task communication may be supported in a parallel computing system.

    Abstract translation: 本公开描述了用于在并行计算系统中支持任务间通信的技术。 用于支持任务间通信的技术可以使用基于硬件的原子操作来维持管道的状态。 管道可以指先入先出(FIFO)组织的缓冲器,其允许各种任务与作为数据生成器或数据消费者的缓冲器进行交互。 各种管道实现可以使用多个状态参数来定义管道的状态。 在本公开中描述的基于硬件的原子操作可以以原子方式修改多个管状态参数。 以原子方式修改多个管道状态参数可以避免当多个生产者和/或多个消费者试图同时修改管道状态时会发生的竞争条件。 以这种方式,可以在并行计算系统中支持基于管道的任务间通信。

Patent Agency Ranking