-
公开(公告)号:US20220214809A1
公开(公告)日:2022-07-07
申请号:US17565907
申请日:2021-12-30
发明人: Kwanhee JEONG , Hongjung SON , Myungah KIM , Hyojong KIM
IPC分类号: G06F3/06
摘要: According to certain embodiments, an electronic device comprises: a memory; and a processor operatively coupled to the memory, wherein the processor is configured to: identify a remaining capacity of the memory, and when the remaining capacity of the memory is less than a specified ratio of a total capacity of the memory, block compilation using a profile of an application, or delete an artifact created through compilation using the profile of the application.
-
公开(公告)号:US20200264686A1
公开(公告)日:2020-08-20
申请号:US16790873
申请日:2020-02-14
发明人: Hongjung SON , Myungah KIM , Gyeongshin SONG , Jieun SONG , Chul KANG
IPC分类号: G06F1/3234 , G06F8/61
摘要: An electronic device is disclosed, including: a display, a processor, and a memory operatively connected to the processor, the memory storing instructions and a plurality of applications installed in the electronic device, wherein the instructions, which when executed, cause the processor to: identify states for each of the plurality of applications, the states each including one of an enabled state, a sleep state, or a disabled state, wherein applications in the sleep state are grouped into a first application group, and applications in the disabled state are grouped into a second application group, execute a first application to display a first field, a second field, and a third field including a selectable object via the display, and based on a first user input selecting the selectable object, re-identity the states of each of the plurality of applications to update the first application group and the second application group.
-
公开(公告)号:US20210149689A1
公开(公告)日:2021-05-20
申请号:US16951914
申请日:2020-11-18
发明人: Youngjoo JUNG , Jaemin KO , Jiman KWON , Byoungkug KIM , Hakryoul KIM , Hongjung SON , Jihan YUN , Dongwook LEE , Changho LEE , Youngjun CHOI
摘要: An embodiment discloses an electronic device including: a first memory in which multiple applications are stored; a second memory; and at least one processor operatively connected to the first memory and the second memory. The processor(s) is configured to determine, based on a history of usage of the multiple applications for a first period of time, a priority of the multiple applications over multiple time intervals included in a second period of time. The processor(s) is further configured to preload a predetermined first number of applications into the second memory based on the priority if a designated condition being satisfied; and preload a first list of applications into the second memory if the designated condition is satisfied in a first time interval, and preload a second list of applications into the second memory if the designated condition is satisfied in a second time interval.
-
-