INTEGRATED CIRCUIT WITH INTER-CHIP LINK FOR BOOT-UP
    1.
    发明申请
    INTEGRATED CIRCUIT WITH INTER-CHIP LINK FOR BOOT-UP 有权
    集成电路具有用于启动的互连链路

    公开(公告)号:US20150139370A1

    公开(公告)日:2015-05-21

    申请号:US14083074

    申请日:2013-11-18

    CPC classification number: H04B7/08 H04B7/0837

    Abstract: An integrated circuit includes a first port for conducting a first plurality of signals, a second port for conducting a second plurality of signals, a data path coupled between the first port and the second port, a controller, and a processor having an input and an output. In a first mode, the controller causes the data path to conduct at least one signal received on the first port to the second port. In a second mode, the controller controls the processor to output signals to the second port.

    Abstract translation: 集成电路包括用于进行第一多个信号的第一端口,用于进行第二多个信号的第二端口,耦合在第一端口和第二端口之间的数据路径,控制器和具有输入和 输出。 在第一模式中,控制器使得数据路径将在第一端口上接收的至少一个信号传送到第二端口。 在第二模式中,控制器控制处理器将信号输出到第二端口。

    Integrated circuit with inter-chip link for boot-up
    2.
    发明授权
    Integrated circuit with inter-chip link for boot-up 有权
    具有芯片间链路的集成电路,用于启动

    公开(公告)号:US09118374B2

    公开(公告)日:2015-08-25

    申请号:US14083074

    申请日:2013-11-18

    CPC classification number: H04B7/08 H04B7/0837

    Abstract: An integrated circuit includes a first port for conducting a first plurality of signals, a second port for conducting a second plurality of signals, a data path coupled between the first port and the second port, a controller, and a processor having an input and an output. In a first mode, the controller causes the data path to conduct at least one signal received on the first port to the second port. In a second mode, the controller controls the processor to output signals to the second port.

    Abstract translation: 集成电路包括用于进行第一多个信号的第一端口,用于进行第二多个信号的第二端口,耦合在第一端口和第二端口之间的数据路径,控制器和具有输入和 输出。 在第一模式中,控制器使得数据路径将在第一端口上接收的至少一个信号传送到第二端口。 在第二模式中,控制器控制处理器将信号输出到第二端口。

Patent Agency Ranking