REDUCING READ ERROR HANDLING OPERATIONS DURING POWER UP OF A MEMORY DEVICE

    公开(公告)号:US20240290413A1

    公开(公告)日:2024-08-29

    申请号:US18431279

    申请日:2024-02-02

    CPC classification number: G11C29/44 G11C16/28

    Abstract: A boot-up read pattern data structure is maintained. Each entry of the boot-up read pattern data structure comprises a boot-up read pattern associated with a respective power cycle event and a dummy boot-up read pattern flag. The dummy boot-up read pattern flag indicates that the boot-up read pattern has been consecutively used during boot-up. Storing, in a new entry of the boot-up read pattern data structure, a current boot-up read pattern associated with a respective power cycle event for each power cycle event. The current boot-up read pattern with a previous boot-up read pattern associated with a latest entry of the boot-up pattern data structure is compared. A dummy boot-up read pattern flag of the new entry is updated responsive to the comparing the current boot-up read pattern and the previous boot-up read pattern.

Patent Agency Ranking