-
公开(公告)号：US11876963B2
公开(公告)日：2024-01-16
申请号：US17725113
申请日：2022-04-20
Inventor： Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma , Ryuichi Kanoh , Chong Soon Lim , Ru Ling Liao , Hai Wei Sun , Sughosh Pavan Shashidhar , Han Boon Teo , Jing Ya Li
IPC: H04N19/119 , H04N19/176
CPC classification number: H04N19/119 , H04N19/176
Abstract: Provided is an encoder which includes circuitry and memory. The circuitry encodes an image block using the memory. In encoding the image block, the circuitry: obtains one or more size parameters related to a size of the image block; determines whether the one or more size parameters and one or more thresholds satisfy a determined relationship; encodes a split parameter when the one or more size parameters and the one or more thresholds are determined to satisfy the determined relationship, the split parameter indicating whether the image block is to be split into a plurality of partitions including a non-rectangular partition; and encodes the image block after splitting the image block into the plurality of partitions when the split parameter indicates that the image block is to be split into the plurality of partitions.
-
公开(公告)号：US11876959B2
公开(公告)日：2024-01-16
申请号：US17956093
申请日：2022-09-29
Inventor： Jing Ya Li , Chong Soon Lim , Han Boon Teo , Che Wei Kuo , Hai Wei Sun , Chu Tong Wang , Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma , Yusuke Kato
IPC: H04N19/14 , H04N19/159 , H04N19/105 , H04N19/176
CPC classification number: H04N19/105 , H04N19/14 , H04N19/159 , H04N19/176
Abstract: An encoder includes circuitry and memory coupled to the circuitry. The circuitry, in operation: determines whether a size of a current block, which is a unit for which a vector candidate list including vector candidates is generated, is less than or equal to a threshold; when the size of the current block is less than or equal to the threshold, generates the vector candidate list by registering a history-based motion vector predictor (HMVP) vector candidate in the vector candidate list from an HMVP table without performing a first pruning process; when the size of the current block is greater than the threshold, generates the vector candidate list by performing the first pruning process and registering the HMVP vector candidate in the vector candidate list from the HMVP table; and encodes the current block using the vector candidate list.
-
公开(公告)号：US11825084B2
公开(公告)日：2023-11-21
申请号：US17724178
申请日：2022-04-19
Inventor： Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma , Ryuichi Kanoh , Chong Soon Lim , Ru Ling Liao , Hai Wei Sun , Sughosh Pavan Shashidhar , Han Boon Teo , Jing Ya Li
IPC: H04N19/52 , H04N19/119 , H04N19/137 , H04N19/176
CPC classification number: H04N19/119 , H04N19/137 , H04N19/176 , H04N19/52
Abstract: Provided is an encoder which includes circuitry and memory. Using the memory, the circuitry splits an image block into a plurality of partitions, obtains a prediction image for a partition, and encodes the image block using the prediction image. When the partition is not a non-rectangular partition, the circuitry obtains (i) a first prediction image for the partition, (ii) a gradient image for the first prediction image, and (iii) a second prediction image as the prediction image using the first prediction image and the gradient image. When the partition is a non-rectangular partition, the circuitry obtains the first prediction image as the prediction image without using the gradient image.
-
公开(公告)号：US11778203B2
公开(公告)日：2023-10-03
申请号：US17726840
申请日：2022-04-22
Inventor： Jing Ya Li , Ru Ling Liao , Chong Soon Lim , Han Boon Teo , Hai Wei Sun , Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma
IPC: H04N19/117 , H04N19/159 , H04N19/182
CPC classification number: H04N19/159 , H04N19/117 , H04N19/182
Abstract: An encoder includes circuitry and memory connected to the circuitry. The circuitry: derives an absolute value of a sum of gradient values in first and second ranges; derives, as a first parameter, a total sum of absolute values of sums of gradient values derived respectively for pairs of relative pixel positions; derives a pixel difference value between pixel values in the first and second ranges; inverts or maintains a plus or minus sign of the pixel difference value, according to a plus or minus sign of the sum of the gradient values indicating the sum of the gradient values in the first and second ranges; derives, as a second parameter, a total sum of pixel difference values each having the plus or minus sign inverted or maintained, the pixel difference values derived respectively for the relative pixel positions; and generates a prediction image using the first and second parameters.
-
公开(公告)号：US11743484B2
公开(公告)日：2023-08-29
申请号：US17864906
申请日：2022-07-14
Inventor： Jing Ya Li , Chong Soon Lim , Ru Ling Liao , Han Boon Teo , Hai Wei Sun , Che Wei Kuo , Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma
IPC: H04N19/00 , H04N19/513 , H04N19/139 , H04N19/159 , H04N19/176
CPC classification number: H04N19/513 , H04N19/139 , H04N19/159 , H04N19/176
Abstract: Provided is an encoder including circuitry and memory coupled to the circuitry. A prediction mode for a current block is an affine mode, and in operation, the circuitry: derives a base motion vector which is a motion vector to be used in a prediction process for the current block, and is a motion vector at an affine-mode control point in the current block; derives a first motion vector different from the base motion vector; derives a motion vector difference based on a difference between the base motion vector and the first motion vector; determines whether the motion vector difference is greater than a threshold; if so, modifies a second motion vector different from the base motion vector and the first motion vector, and if not, does not modify the second motion vector; and encodes the current block using the second motion vector modified or the second motion vector not modified.
-
Patent Agency Ranking
公开(公告)号：US11722684B2
公开(公告)日：2023-08-08
申请号：US17408315
申请日：2021-08-20
Inventor： Chong Soon Lim , Sughosh Pavan Shashidhar , Ru Ling Liao , Hai Wei Sun , Han Boon Teo , Jing Ya Li , Kiyofumi Abe , Tadamasa Toma , Takahiro Nishi
IPC: H04N19/44 , H04N19/119 , H04N19/137 , H04N19/159 , H04N19/176
CPC classification number: H04N19/44 , H04N19/119 , H04N19/137 , H04N19/159 , H04N19/176
Abstract: An image decoder has circuitry coupled to a memory. The circuitry splits a current image block into a plurality of partitions. The circuitry predicts a first motion vector from a set of uni-prediction motion vector candidates for a first partition of the plurality of partitions, and decodes the first partition using the first motion vector.
-
公开(公告)号：US11716470B2
公开(公告)日：2023-08-01
申请号：US17583768
申请日：2022-01-25
Inventor： Chong Soon Lim , Hai Wei Sun , Jing Ya Li , Han Boon Teo , Che-Wei Kuo , Chu Tong Wang , Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma , Yusuke Kato
IPC: H04N19/117 , H04N19/132 , H04N19/169 , H04N19/82
CPC classification number: H04N19/117 , H04N19/132 , H04N19/188 , H04N19/82
Abstract: An encoder includes circuitry and memory coupled to the circuitry. In operation, the circuitry: encodes information for deriving a parameter into a header of a bitstream; filters reconstructed samples in a first image using a filtering process, to generate a second image; determines whether the parameter has a predefined value; encodes a third image using the second image when the parameter has the predefined value; and encodes the third image using the first image when the parameter does not have the predefined value.
-
公开(公告)号：US11528508B2
公开(公告)日：2022-12-13
申请号：US17589393
申请日：2022-01-31
Inventor： Chu Tong Wang , Chong Soon Lim , Han Boon Teo , Hai Wei Sun , Jing Ya Li , Che-Wei Kuo , Tadamasa Toma , Takahiro Nishi , Kiyofumi Abe , Yusuke Kato
IPC: H04N19/82 , H04N19/117 , H04N19/132 , H04N19/167 , H04N19/17 , H04N19/186
Abstract: An encoder includes circuitry and memory coupled to the circuitry. The circuitry, in response to a first reconstructed image sample being located outside a virtual boundary, duplicates a reconstructed sample located inside and adjacent to the virtual boundary to generate the first reconstructed image sample. The circuitry generates a first coefficient value by applying a CCALF (cross component adaptive loop filtering) process to the first reconstructed image sample of a luma component. The circuitry generates a second coefficient value by applying an ALF (adaptive loop filtering) process to a second reconstructed image sample of a chroma component. The circuitry generates a third coefficient value by adding the first coefficient value to the second coefficient value, and encodes a third reconstructed image sample of the chroma component using the third coefficient value.
-
公开(公告)号：US11503318B2
公开(公告)日：2022-11-15
申请号：US17388694
申请日：2021-07-29
Inventor： Che-Wei Kuo , Chong Soon Lim , Han Boon Teo , Jing Ya Li , Hai Wei Sun , Chu Tong Wang , Tadamasa Toma , Takahiro Nishi , Kiyofumi Abe , Yusuke Kato
IPC: H04N19/00 , H04N19/44 , H04N19/105 , H04N19/117 , H04N19/13 , H04N19/159 , H04N19/176 , H04N19/186 , H04N19/46
Abstract: A decoder includes circuitry which, in operation, parses a first flag indicating whether a CCALF (cross component adaptive loop filtering) process is enabled for a first block located adjacent to a left side of a current block; parses a second flag indicating whether the CCALF process is enabled for a second block located adjacent to an upper side of the current block; determines a first index associated with a color component of the current block; and derives a second index indicating a context model, using the first flag, the second flag, and the first index. The circuitry, in operation, performs entropy decoding of a third flag indicating whether the CCALF process is enabled for the current block, using the context model indicated by the second index; and performs the CCALF process on the current block in response to the third flag indicating the CCALF process is enabled for the current block.
-
公开(公告)号：US11350111B2
公开(公告)日：2022-05-31
申请号：US17196194
申请日：2021-03-09
Inventor： Jing Ya Li , Ru Ling Liao , Chong Soon Lim , Han Boon Teo , Hai Wei Sun , Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma
IPC: H04N19/159 , H04N19/117 , H04N19/182
Abstract: An encoder includes circuitry and memory connected to the circuitry. The circuitry: derives an absolute value of a sum of gradient values in first and second ranges; derives, as a first parameter, a total sum of absolute values of sums of gradient values derived respectively for pairs of relative pixel positions; derives a pixel difference value between pixel values in the first and second ranges; inverts or maintains a plus or minus sign of the pixel difference value, according to a plus or minus sign of the sum of the gradient values indicating the sum of the gradient values in the first and second ranges; derives, as a second parameter, a total sum of pixel difference values each having the plus or minus sign inverted or maintained, the pixel difference values derived respectively for the relative pixel positions; and generates a prediction image using the first and second parameters.
-
-
-
-
-
-
-
-
-
Search Results
140
records
(took 0.027 seconds)
