-
公开(公告)号：US20220094364A1
公开(公告)日：2022-03-24
申请号：US17331577
申请日：2021-05-26
Applicant: Silicon Motion, Inc.
Inventor： Tien-Hsing Yao , Chun-Cheng Lee , Sheng-I Hsu
IPC: H03K21/02 , H03K5/00 , H03K21/10 , H03K21/40 , G06F1/3234
Abstract: The present invention provides a fractional frequency divider, wherein the fractional frequency divider includes a plurality of registers, a control signal generator and a clock gating circuit. Regarding the plurality of registers, at least a portion of the registers are set to have values. The control signal generator is configured to generate a control signal based on an input clock signal and values in the at least a portion of the registers, wherein the control generator sequentially generates the control signal during each cycle of the input clock signal. The clock gating circuit is configured to refer to the control signal to mask or not mask the input clock signal to generate an output clock signal.
-
公开(公告)号：US11050427B1
公开(公告)日：2021-06-29
申请号：US17029068
申请日：2020-09-23
Applicant: Silicon Motion, Inc.
Inventor： Tien-Hsing Yao , Chun-Cheng Lee , Sheng-I Hsu
Abstract: The present invention provides a fractional frequency divider, wherein the fractional frequency divider includes a plurality of registers, a counter, a control signal generator and a clock gating circuit. Regarding the plurality of registers, at least a portion of the registers are set to have values The counter is configured to sequentially generate a plurality of counter values, wherein the plurality of counter values correspond to the at least a portion of the registers, respectively, and the plurality of counter values are generated repeatedly The control signal generator is configured to generate a control signal based on the received counter value and the value of the corresponding register. The clock gating circuit is configured to refer to the control signal to mask or not mask an input clock signal to generate an output clock signal.
-
Search Results
12
records
(took 0.012 seconds)
