-
公开(公告)号:US20170373759A1
公开(公告)日:2017-12-28
申请号:US15688435
申请日:2017-08-28
Applicant: INPHI CORPORATION
Inventor: Todd ROPE , Radhakrishnan L. NAGARAJAN , Jamal RIANI , Pulkit KHANDELWAL
IPC: H04B10/40 , H04B10/079
CPC classification number: H04B10/40 , H04B10/0731 , H04B10/0795 , H04B10/524
Abstract: A Pulse Amplitude Modulated (PAM) optical device utilizing multiple wavelengths, features a communications interface having enhanced diagnostics capability. New registers are created to house additional diagnostic information, such as error rates. The diagnostic information may be stored in raw form, or as processed on-chip utilizing local resources.
-
公开(公告)号:US20170222717A1
公开(公告)日:2017-08-03
申请号:US15490555
申请日:2017-04-18
Applicant: INPHI CORPORATION
Inventor: Todd ROPE
IPC: H04B10/079 , H04L27/06 , H04B10/60
CPC classification number: H04B10/07953 , H04B10/0795 , H04B10/40 , H04B10/508 , H04B10/54 , H04B10/60 , H04B10/801 , H04L27/06
Abstract: A Pulse Amplitude Modulated (PAM) optical device utilizing multiple wavelengths, features a communications interface having enhanced diagnostics capability. New registers are created to house additional diagnostic information, such as error rates. The diagnostic information may be stored in raw form, or as processed on-chip utilizing local resources.
-
公开(公告)号:US20170134095A1
公开(公告)日:2017-05-11
申请号:US15406273
申请日:2017-01-13
Applicant: INPHI CORPORATION
Inventor: Radhakrishnan L. NAGARAJAN , Todd ROPE
IPC: H04B10/524
CPC classification number: H04B10/5161 , G02F1/0123 , G02F1/2255 , G02F1/2257 , G02F2001/212 , H03M1/682 , H04B10/524 , H04B10/541
Abstract: A single chip dual-channel driver for two independent traveling wave modulators. The driver includes two differential pairs inputs per channel respectively configured to receive two digital differential pair signals. The driver further includes a two-bit DAC per channel coupled to the two differential pairs inputs to produce a single analog differential pair PAM signal at a differential pair output for driving a traveling wave modulator. Additionally, the driver includes a control block having internal voltage/current signal generators respective coupled to each input and the 2-bit DAC for providing a bias voltage, a tail current, a dither signal to assist modulation control per channel. Furthermore, the driver includes an internal I2C communication block coupled to a high-speed clock generator to generate control signals to the control block and coupled to host via an I2C digital communication interface.
-
-