公开(公告)号：US20200286905A1

公开(公告)日：2020-09-10

申请号：US16291577

申请日：2019-03-04

Applicant: SANDISK TECHNOLOGIES LLC

Inventor： James KAI ,  Murshed CHOWDHURY ,  Koichi MATSUNO ,  Johann ALSMEIER

IPC: H01L27/11556 ,  H01L23/538 ,  H01L27/11582 ,  H01L27/11524 ,  H01L27/1157 ,  H01L23/00 ,  H01L25/18 ,  H01L23/498 ,  H01L23/532

Abstract: A memory die including a three-dimensional array of memory elements and a logic die including a peripheral circuitry that support operation of the three-dimensional array of memory elements can be bonded by die-to-die bonding to provide a bonded assembly. External bonding pads for the bonded assembly can be provided by forming recess regions through the memory die or through the logic die to physically expose metal interconnect structures within interconnect-level dielectric layers. The external bonding pads can include, or can be formed upon, a physically exposed subset of the metal interconnect structures. Alternatively or additionally, laterally-insulated external connection via structures can be formed through the bonded assembly to multiple levels of the metal interconnect structures. Further, through-dielectric external connection via structures extending through a stepped dielectric material portion of the memory die can be physically exposed, and external bonding pads can be formed thereupon.