High-quality SGOI by annealing near the alloy melting point
    52.
    发明授权
    High-quality SGOI by annealing near the alloy melting point 失效
    高品质SGOI通过在合金熔点附近退火

    公开(公告)号:US07679141B2

    公开(公告)日:2010-03-16

    申请号:US12027561

    申请日:2008-02-07

    IPC分类号: H01L31/392

    摘要: A method of forming a low-defect, substantially relaxed SiGe-on-insulator substrate material is provided. The method includes first forming a Ge-containing layer on a surface of a first single crystal Si layer which is present atop a barrier layer that is resistant to Ge diffusion. A heating step is then performed at a temperature that approaches the melting point of the final SiGe alloy and retards the formation of stacking fault defects while retaining Ge. The heating step permits interdiffusion of Ge throughout the first single crystal Si layer and the Ge-containing layer thereby forming a substantially relaxed, single crystal SiGe layer atop the barrier layer. Moreover, because the heating step is carried out at a temperature that approaches the melting point of the final SiGe alloy, defects that persist in the single crystal SiGe layer as a result of relaxation are efficiently annihilated therefrom. In one embodiment, the heating step includes an oxidation process that is performed at a temperature from about 1230° to about 1320° C. for a time period of less than about 2 hours. This embodiment provides SGOI substrate that have minimal surface pitting and reduced crosshatching.

    摘要翻译: 提供一种形成低缺陷,基本上松弛的绝缘体上硅衬底材料的方法。 该方法包括首先在耐Ge扩散的阻挡层上存在的第一单晶Si层的表面上形成含Ge层。 然后在接近最终SiGe合金的熔点的温度下进行加热步骤,并且在保留Ge的同时延缓层叠缺陷缺陷的形成。 加热步骤允许Ge遍及第一单晶Si层和含Ge层的相互扩散,从而在阻挡层顶部形成基本松弛的单晶SiGe层。 此外,由于加热步骤在接近最终SiGe合金的熔点的温度下进行,所以由于弛豫而在单晶SiGe层中持续存在的缺陷被有效地湮灭。 在一个实施方案中,加热步骤包括氧化过程,其在约1230℃至约1320℃的温度下进行约少于约2小时的时间。 该实施例提供具有最小表面点蚀和减少的交叉阴影的SGOI衬底。

    SOI by oxidation of porous silicon
    53.
    发明授权
    SOI by oxidation of porous silicon 失效
    SOI通过多孔硅的氧化

    公开(公告)号:US07566482B2

    公开(公告)日:2009-07-28

    申请号:US10674648

    申请日:2003-09-30

    CPC分类号: H01L21/76245 C25F3/04

    摘要: A method in which a SOI substrate structure is fabricated by oxidation of graded porous Si is provided. The graded porous Si is formed by first implanting a dopant (p- or n-type) into a Si-containing substrate, activating the dopant using an activation anneal step and then anodizing the implanted and activated dopant region in a HF-containing solution. The graded porous Si has a relatively coarse top layer and a fine porous layer that is buried beneath the top layer. Upon a subsequent oxidation step, the fine buried porous layer is converted into a buried oxide, while the coarse top layer coalesces into a solid Si-containing over-layer by surface migration of Si atoms.

    摘要翻译: 提供了通过分级多孔Si的氧化制造SOI衬底结构的方法。 通过首先将掺杂剂(p型或n型)注入到含Si衬底中,使用激活退火步骤激活掺杂剂,然后对含HF溶液中的注入和活化的掺杂剂区进行阳极化,形成渐变多孔Si。 分级多孔Si具有相对粗糙的顶层和埋在顶层下方的细多孔层。 在随后的氧化步骤中,精细埋入的多孔层被转化为掩埋氧化物,而粗顶层通过Si原子的表面迁移而结合成固体含Si的超层。

    Laser processing method for trench-edge-defect-free solid phase epitaxy in confined geometrics
    54.
    发明授权
    Laser processing method for trench-edge-defect-free solid phase epitaxy in confined geometrics 失效
    激光加工方法用于封闭几何中的无边缘无缺陷固相外延

    公开(公告)号:US07547616B2

    公开(公告)日:2009-06-16

    申请号:US11406122

    申请日:2006-04-18

    IPC分类号: H01L21/20

    摘要: The present invention provides an improved amorphization/templated recrystallization (ATR) method for fabricating low-defect-density hybrid orientation substrates. ATR methods for hybrid orientation substrate fabrication generally start with a Si layer having a first orientation bonded to a second Si layer or substrate having a second orientation. Selected regions of the first Si layer are amorphized and then recrystallized into the orientation of the second Si layer by using the second Si layer as a template. In particular, this invention provides a melt-recrystallization ATR method, for use alone or in combination with non-melt-recrystallization ATR methods, in which selected Si regions bounded by dielectric-filled trenches are induced to undergo an orientation change by the steps of preamorphization, laser-induced melting, and corner-defect-free templated recrystallization from the melt.

    摘要翻译: 本发明提供了用于制造低缺陷密度混合取向基材的改进的非晶化/模板重结晶(ATR)方法。 用于混合取向衬底制造的ATR方法通常从具有第一取向键合到具有第二取向的第二Si层或衬底的Si层开始。 第一Si层的选定区域是非晶化的,然后通过使用第二Si层作为模板将其再结晶成第二Si层的取向。 特别地,本发明提供熔融重结晶ATR方法,其单独使用或与非熔融再结晶ATR方法组合使用,其中通过介电填充沟槽界定的选定的Si区域被诱导通过以下步骤进行取向改变: 熔融前体变形,激光熔化和无角点缺陷的模板重结晶。

    Structure and method to form semiconductor-on-pores (SOP) for high device performance and low manufacturing cost
    55.
    发明授权
    Structure and method to form semiconductor-on-pores (SOP) for high device performance and low manufacturing cost 有权
    用于形成半导体上孔(SOP)的结构和方法,用于高器件性能和低制造成本

    公开(公告)号:US07365399B2

    公开(公告)日:2008-04-29

    申请号:US11333074

    申请日:2006-01-17

    IPC分类号: H01L29/76 H01L29/94 H01L31/00

    摘要: A semiconducting material that has all the advantages of prior art SOI substrates including, for example, low parasitic capacitance and leakage, without having floating body effects is provided. More specifically, the present invention provides a Semiconductor-on-Pores (SOP) material that includes a top semiconductor layer and a bottom semiconductor layer, wherein the semiconductor layers are separated in at least one region by a porous semiconductor material. Semiconductor structures including the SOP material as a substrate as well as a method of fabricating the SOP material are also provided. The method includes forming a p-type region with a first semiconductor layer, converting the p-type region to a porous semiconductor material, sealing the upper surface of the porous semiconductor material by annealing, and forming a second semiconductor layer atop the porous semiconductor material.

    摘要翻译: 提供了具有现有技术的SOI衬底的所有优点的半导体材料,包括例如低寄生电容和泄漏,而不具有浮体效应。 更具体地说,本发明提供一种包括顶部半导体层和底部半导体层的半导体激光器(SOP)材料,其中半导体层通过多孔半导体材料在至少一个区域中分离。 还提供了包括作为基板的SOP材料的半导体结构以及制造SOP材料的方法。 该方法包括:形成具有第一半导体层的p型区域,将p型区域转换为多孔半导体材料,通过退火密封多孔半导体材料的上表面,以及在多孔半导体材料的顶部形成第二半导体层 。

    Use of thin SOI to inhibit relaxation of SiGe layers
    56.
    发明授权
    Use of thin SOI to inhibit relaxation of SiGe layers 有权
    使用薄SOI抑制SiGe层的弛豫

    公开(公告)号:US06989058B2

    公开(公告)日:2006-01-24

    申请号:US10654232

    申请日:2003-09-03

    IPC分类号: C30B25/02

    摘要: High-quality, metastable SiGe alloys are formed on SOI substrates having an SOI layer of about 500 Å or less, the SiGe layers can remain substantially fully strained compared to identical SiGe layers formed on thicker SOI substrates and subsequently annealed and/or oxidized at high temperatures. The present invention thus provides a method of ‘frustrating’ metastable strained SiGe layers by growing them on thin, clean and high-quality SOI substrates.

    摘要翻译: 在具有大约等于或小于等于或等于SOI层的SOI层的SOI衬底上形成高质量的亚稳态SiGe合金,与形成在较厚SOI衬底上的相同SiGe层相比,SiGe层可以保持基本上完全变形,并随后在高温下退火和/或氧化 温度。 因此,本发明提供了一种通过在薄的,清洁的和高质量的SOI衬底上生长它们来“挫败”亚稳应变的SiGe层的方法。

    Method of measuring crystal defects in thin Si/SiGe bilayers
    59.
    发明授权
    Method of measuring crystal defects in thin Si/SiGe bilayers 失效
    测量薄Si / SiGe双层晶体缺陷的方法

    公开(公告)号:US06803240B1

    公开(公告)日:2004-10-12

    申请号:US10654231

    申请日:2003-09-03

    IPC分类号: H01L21302

    摘要: Described herein is a method for delineating crystalline defects in a thin Si layer over a SiGe alloy layer. The method uses a defect etchant with a high-defect selectivity in Si. The Si is etched downed to a thickness that allows the defect pits to reach the underlying SiGe layer. A second etchant, which can be the same or different from the defect etchant, is then used which attacks the SiGe layer under the pits while leaving Si intact.

    摘要翻译: 这里描述了一种在SiGe合金层上描绘薄Si层中的晶体缺陷的方法。 该方法在Si中具有高缺陷选择性的缺陷蚀刻剂。 将Si蚀刻到允许缺陷凹坑到达下面的SiGe层的厚度。 然后使用可以与缺陷蚀刻剂相同或不同的第二蚀刻剂,其在凹陷下攻击SiGe层,同时保持Si完整。