-
公开(公告)号:US06262595B1
公开(公告)日:2001-07-17
申请号:US09094356
申请日:1998-06-09
申请人: Joseph Huang , Chiakang Sung , Bonnie I. Wang , Khai Nguyen , Xiaobao Wang , Richard G. Cliff
发明人: Joseph Huang , Chiakang Sung , Bonnie I. Wang , Khai Nguyen , Xiaobao Wang , Richard G. Cliff
IPC分类号: H01L2500
CPC分类号: H03K19/17736 , G01R31/318555 , G06F11/2273 , H03K19/17792
摘要: An improved interconnection between horizontal conductors and the input to logic elements. A signal regeneration circuit is provided in the path between the horizontal conductor and the logic element, thereby isolating and boosting the signal. This allows for faster switching operation. A path is provided allowing the selective routing of signals from the horizontal conductors to the vertical conductors, without passing through a logic element. Also, a path is provided to allow a horizontal conductors to be routed to any of a plurality of vertical conductors.
-
公开(公告)号:US07205802B1
公开(公告)日:2007-04-17
申请号:US11349516
申请日:2006-02-03
申请人: Bonnie I. Wang , Joseph Huang , Chiakang Sung , Yan Chong , Khai Nguyen , Henry Kim
发明人: Bonnie I. Wang , Joseph Huang , Chiakang Sung , Yan Chong , Khai Nguyen , Henry Kim
IPC分类号: H03L7/06
CPC分类号: H03K5/135 , H03K5/1252 , H03L7/0805 , H03L7/0814
摘要: A method and apparatus for updating the control signal received by a delay chain in a DDR application. A register is used to regulate the control signal to the delay chain. The register only updates the signal at the delay chain when a signal is not passing through the delay chain. Additionally, the present invention is directed to a delay circuit that uses a plurality of PMOS and NMOS transistors connected in parallel to each other and to an inverter that provides the desired delay. The delay provided is achieved by sequentially turning off/on a series of the NMOS/PMOS transistor pairs.
摘要翻译: 一种用于在DDR应用中更新由延迟链接收的控制信号的方法和装置。 寄存器用于调节到延迟链的控制信号。 当信号没有通过延迟链时,寄存器仅更新延迟链上的信号。 此外,本发明涉及一种延迟电路,其使用彼此并联连接的多个PMOS和NMOS晶体管以及提供所需延迟的反相器。 提供的延迟是通过顺序关闭/接通一系列NMOS / PMOS晶体管对来实现的。
-
公开(公告)号:US07030675B1
公开(公告)日:2006-04-18
申请号:US10932642
申请日:2004-08-31
申请人: Bonnie I. Wang , Joseph Huang , Chiakang Sung , Yan Chong , Khai Nguyen , Henry Kim
发明人: Bonnie I. Wang , Joseph Huang , Chiakang Sung , Yan Chong , Khai Nguyen , Henry Kim
IPC分类号: H03H11/26
CPC分类号: H03K5/135 , H03K5/1252 , H03L7/0805 , H03L7/0814
摘要: A method and apparatus for updating the control signal received by a delay chain in a DDR application. A register is used to regulate the control signal to the delay chain. The register only updates the signal at the delay chain when a signal is not passing through the delay chain. Additionally, the present invention is directed to a delay circuit that uses a plurality of PMOS and NMOS transistors connected in parallel to each other and to an inverter that provides the desired delay. The delay provided is achieved by sequentially turning off/on a series of the NMOS/PMOS transistor pairs.
摘要翻译: 一种用于在DDR应用中更新由延迟链接收的控制信号的方法和装置。 寄存器用于调节到延迟链的控制信号。 当信号没有通过延迟链时,寄存器仅更新延迟链上的信号。 此外,本发明涉及一种延迟电路,其使用彼此并联连接的多个PMOS和NMOS晶体管以及提供所需延迟的反相器。 提供的延迟是通过顺序关闭/接通一系列NMOS / PMOS晶体管对来实现的。
-
公开(公告)号:US20110227606A1
公开(公告)日:2011-09-22
申请号:US13149168
申请日:2011-05-31
申请人: Bonnie I. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
发明人: Bonnie I. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
IPC分类号: H03K19/0175 , H03K3/00
CPC分类号: H03K19/17744 , H03K19/0175 , H03K19/017509 , H03K19/017581 , H03K19/1774 , H03K19/17788
摘要: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.
摘要翻译: 提供高速或低速灵活的输入和输出的方法和设备。 提供具有高速输入,高速输出,低速或中速输入以及低速或中速输出的输入和输出结构。 选择其中一个输入和输出电路,并取消选择其他电路。 高速输入和输出电路相对简单,在一个示例中,仅具有用于控制线输入的清除信号,并且能够与集成电路的核心内的低速电路接口。 低速或中速输入和输出电路比较灵活,例如具有预置,使能和清除作为控制线路输入,并且能够支持JTAG边界测试。 这些并行高速和低速电路是用户可选择的,使得输入输出结构根据应用的要求在速度和功能之间进行优化。
-
公开(公告)号:US20080186056A1
公开(公告)日:2008-08-07
申请号:US11830831
申请日:2007-07-30
申请人: Bonnie I. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
发明人: Bonnie I. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
IPC分类号: H03K19/0175
CPC分类号: H03K19/17744 , H03K19/0175 , H03K19/017509 , H03K19/017581 , H03K19/1774 , H03K19/17788
摘要: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.
摘要翻译: 提供高速或低速灵活的输入和输出的方法和设备。 提供具有高速输入,高速输出,低速或中速输入以及低速或中速输出的输入和输出结构。 选择其中一个输入和输出电路,并取消选择其他电路。 高速输入和输出电路相当简单,在一个示例中,仅具有用于控制线路输入的清除信号,并且能够与集成电路的核心内的低速电路接口。 低速或中速输入和输出电路比较灵活,例如具有预置,使能和清除作为控制线路输入,并且能够支持JTAG边界测试。 这些并行高速和低速电路是用户可选择的,使得输入输出结构根据应用的要求在速度和功能之间进行优化。
-
公开(公告)号:US20100045349A1
公开(公告)日:2010-02-25
申请号:US12539606
申请日:2009-08-11
申请人: Bonnie I. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
发明人: Bonnie I. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
IPC分类号: H03K3/00
CPC分类号: H03K19/17744 , H03K19/0175 , H03K19/017509 , H03K19/017581 , H03K19/1774 , H03K19/17788
摘要: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.
摘要翻译: 提供高速或低速灵活的输入和输出的方法和设备。 提供具有高速输入,高速输出,低速或中速输入以及低速或中速输出的输入和输出结构。 选择其中一个输入和输出电路,并取消选择其他电路。 高速输入和输出电路相对简单,在一个示例中,仅具有用于控制线输入的清除信号,并且能够与集成电路的核心内的低速电路接口。 低速或中速输入和输出电路比较灵活,例如具有预置,使能和清除作为控制线路输入,并且能够支持JTAG边界测试。 这些并行高速和低速电路是用户可选择的,使得输入输出结构根据应用的要求在速度和功能之间进行优化。
-
公开(公告)号:US07586341B2
公开(公告)日:2009-09-08
申请号:US11830831
申请日:2007-07-30
申请人: Bonnie L. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
发明人: Bonnie L. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
IPC分类号: H03B1/00
CPC分类号: H03K19/17744 , H03K19/0175 , H03K19/017509 , H03K19/017581 , H03K19/1774 , H03K19/17788
摘要: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.
摘要翻译: 提供高速或低速灵活的输入和输出的方法和设备。 提供具有高速输入,高速输出,低速或中速输入以及低速或中速输出的输入和输出结构。 选择其中一个输入和输出电路,并取消选择其他电路。 高速输入和输出电路相对简单,在一个示例中,仅具有用于控制线输入的清除信号,并且能够与集成电路的核心内的低速电路接口。 低速或中速输入和输出电路比较灵活,例如具有预置,使能和清除作为控制线路输入,并且能够支持JTAG边界测试。 这些并行高速和低速电路是用户可选择的,使得输入输出结构根据应用的要求在速度和功能之间进行优化。
-
公开(公告)号:US08487665B2
公开(公告)日:2013-07-16
申请号:US13149168
申请日:2011-05-31
申请人: Bonnie I. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
发明人: Bonnie I. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
IPC分类号: H03B1/00
CPC分类号: H03K19/17744 , H03K19/0175 , H03K19/017509 , H03K19/017581 , H03K19/1774 , H03K19/17788
摘要: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.
-
公开(公告)号:US07315188B2
公开(公告)日:2008-01-01
申请号:US11446483
申请日:2006-06-02
申请人: Bonnie L. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
发明人: Bonnie L. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
IPC分类号: H03B1/00
CPC分类号: H03K19/17744 , H03K19/0175 , H03K19/017509 , H03K19/017581 , H03K19/1774 , H03K19/17788
摘要: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.
摘要翻译: 提供高速或低速灵活的输入和输出的方法和设备。 提供具有高速输入,高速输出,低速或中速输入以及低速或中速输出的输入和输出结构。 选择其中一个输入和输出电路,并取消选择其他电路。 高速输入和输出电路相对简单,在一个示例中,仅具有用于控制线输入的清除信号,并且能够与集成电路的核心内的低速电路接口。 低速或中速输入和输出电路比较灵活,例如具有预置,使能和清除作为控制线路输入,并且能够支持JTAG边界测试。 这些并行高速和低速电路是用户可选择的,使得输入输出结构根据应用的要求在速度和功能之间进行优化。
-
公开(公告)号:US07116135B2
公开(公告)日:2006-10-03
申请号:US10886015
申请日:2004-07-06
申请人: Bonnie I. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
发明人: Bonnie I. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
IPC分类号: H03B1/00
CPC分类号: H03K19/17744 , H03K19/0175 , H03K19/017509 , H03K19/017581 , H03K19/1774 , H03K19/17788
摘要: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.
-
-
-
-
-
-
-
-
-