-
公开(公告)号:US20240365563A1
公开(公告)日:2024-10-31
申请号:US18762663
申请日:2024-07-03
发明人: Hui-Lin Wang , Po-Kai Hsu , Jing-Yin Jhang , Yu-Ping Wang , Hung-Yueh Chen , Wei Chen
摘要: A semiconductor device including a magnetic tunneling junction (MTJ) and a hard mask on a substrate, a first inter-metal dielectric (IMD) layer around the MTJ, a first metal interconnection adjacent to the MTJ, a first barrier layer and a channel layer on the first IMD layer to directly contact the hard mask and electrically connect the MTJ and the first metal interconnection, and a stop layer around the channel layer.
-
公开(公告)号:US12131993B2
公开(公告)日:2024-10-29
申请号:US18191894
申请日:2023-03-29
发明人: To-Wen Tsao , Ching-Chang Hsu
IPC分类号: H01L23/528 , H01L23/522
CPC分类号: H01L23/528 , H01L23/5221
摘要: An interconnect structure is formed on a substrate in a semiconductor device. The interconnect structure includes a dielectric layer and a metal layer. The dielectric layer includes a region and a plurality of protrusions. The metal layer is disposed on the region and between the protrusions, wherein tops of the protrusions are exposed with respect to the metal layer. In a top view of the semiconductor device, the protrusions are distributed in the region. Any straight path crossing through a central region of the region is always intersected with a portion of the protrusions.
-
3.
公开(公告)号:US12131976B2
公开(公告)日:2024-10-29
申请号:US17037542
申请日:2020-09-29
发明人: Purakh Raj Verma , Kuo-Yuh Yang , Chia-Huei Lin
IPC分类号: H01L23/36 , H01L21/768 , H01L23/00 , H01L23/367 , H01L23/373 , H01L23/48 , H01L23/485 , H01L25/00 , H01L25/07
CPC分类号: H01L23/3677 , H01L21/76898 , H01L23/3735 , H01L23/481 , H01L23/485 , H01L24/08 , H01L24/32 , H01L25/074 , H01L25/50 , H01L2224/08145 , H01L2224/32145 , H01L2224/32225
摘要: A semiconductor structure with a heat dissipation structure includes a first device wafer includes a front side and a back side. A first transistor is disposed on the front side. The first transistor includes a first gate structure disposed on the front side. Two first source/drain doping regions are embedded within the first device wafer at two side of the first gate structure. A channel region is disposed between the two first source/drain doping regions and embedded within the first device wafer. A first dummy metal structure contacts the back side of the first device wafer, and overlaps the channel region.
-
公开(公告)号:US20240355887A1
公开(公告)日:2024-10-24
申请号:US18757558
申请日:2024-06-28
发明人: Chih-Tung Yeh
IPC分类号: H01L29/40 , H01L29/08 , H01L29/417 , H01L21/225 , H01L29/45 , H01L29/778
CPC分类号: H01L29/401 , H01L29/0843 , H01L29/41725 , H01L21/2258 , H01L29/452 , H01L29/7786
摘要: A semiconductor device includes a III-V compound semiconductor layer and a source/drain structure. The source/drain structure is disposed on the III-V compound semiconductor layer. The source/drain structure includes a metal layer and metal silicide patterns. The metal layer is disposed on the metal silicide patterns, and a portion of the metal layer is disposed between the metal silicide patterns adjacent to each other.
-
公开(公告)号:US12127413B2
公开(公告)日:2024-10-22
申请号:US18113070
申请日:2023-02-23
发明人: Kun-Ju Li , Tai-Cheng Hou , Hsin-Jung Liu , Fu-Yu Tsai , Bin-Siang Tsai , Chau-Chung Hou , Yu-Lung Shih , Ang Chan , Chih-Yueh Li , Chun-Tsen Lu
CPC分类号: H10B61/00 , G11C11/161 , H01F10/3254 , H01F41/34 , H10N50/01 , H10N50/80
摘要: A semiconductor device includes a first magnetic tunneling junction (MTJ) and a second MTJ on a substrate, a first ultra low-k (ULK) dielectric layer on the first MTJ and the second MTJ, a passivation layer on the first ULK dielectric layer, and a second ULK dielectric layer on the passivation layer. Preferably, the first ULK dielectric layer includes a first thickness, the passivation layer between the first MTJ and the second MTJ includes a second thickness, the passivation layer on top of the first MTJ includes a third thickness, and the second thickness is greater than the third thickness
-
公开(公告)号:US20240349493A1
公开(公告)日:2024-10-17
申请号:US18754195
申请日:2024-06-26
发明人: Yi-Wei Chen , Hsu-Yang Wang , Chun-Chieh Chiu , Shih-Fang Tzou
IPC分类号: H10B12/00 , H01L21/768
CPC分类号: H10B12/485 , H01L21/76804 , H01L21/76805 , H01L21/76814 , H01L21/76819 , H01L21/76895 , H10B12/053 , H10B12/482
摘要: A method of forming a semiconductor memory device includes the following steps. First of all, a substrate is provided, and a plurality of gates is formed in the substrate, along a first direction. Next, a semiconductor layer is formed on the substrate, covering the gates, and a plug is then in the semiconductor layer, between two of the gates. Then, a deposition process is performed to from a stacked structure on the semiconductor layer. Finally, the stacked structure is patterned to form a plurality of bit lines, with one of the bit lines directly in contact with the plug.
-
公开(公告)号:US20240347503A1
公开(公告)日:2024-10-17
申请号:US18201976
申请日:2023-05-25
发明人: Shing-Ren SHEU , Kai-Kuang HO , Yu-Jie LIN , Kuo-Ming CHEN , Yi-Feng HSU
IPC分类号: H01L23/00 , H01L23/498
CPC分类号: H01L24/94 , H01L23/49816 , H01L24/04 , H01L24/13 , H01L24/48 , H01L24/73 , H01L2224/0401 , H01L2224/13023 , H01L2224/48453 , H01L2224/73207 , H01L2224/94
摘要: A semiconductor structure and a method for fabricating the same are provided. The semiconductor structure includes a first chip, a second chip and a conductive structure. The first chip has an active side and an opposite side disposed opposite to each other. The second chip includes a chip bonding portion and an outer pad, and the outer pad is located outside the chip bonding portion. The first chip is disposed on the chip bonding portion of the second chip with the active side. The conductive structure is disposed on the outer pad, and the conductive structure includes a stack of a plurality of metal balls. The stack extends from the outer pad beyond the opposite side of the first chip.
-
公开(公告)号:US20240347459A1
公开(公告)日:2024-10-17
申请号:US18317117
申请日:2023-05-15
发明人: Zhi-Biao Zhou , Ding Lung Chen
IPC分类号: H01L23/528
CPC分类号: H01L23/5286
摘要: Provided is a semiconductor including a substrate, a semiconductor element disposed on the substrate, an interconnect structure, first and second power deliver lines, and first and second power deliver network (PDN) structures. The interconnect structure is disposed in the element region, above the semiconductor element, and electrically connected with the semiconductor element. The first and the second power deliver lines are disposed above the interconnect structure and electrically connected to the first and the second power supplies, respectively. The first PDN structure is disposed between the substrate and the first power deliver line, and connected to the first power deliver line and a lowest circuit layer of the interconnect structure. The second PDN structure is disposed between the substrate and the second power deliver line, and connected to the second power deliver line and the lowest circuit layer of the interconnect structure.
-
公开(公告)号:US20240347338A1
公开(公告)日:2024-10-17
申请号:US18755651
申请日:2024-06-26
发明人: Shin-Hung Li
IPC分类号: H01L21/02 , H01L21/8258 , H01L29/66 , H01L29/786
CPC分类号: H01L21/02565 , H01L21/8258 , H01L29/66969 , H01L29/7869
摘要: The present invention provides a semiconductor structure, including a substrate, a thin-film transistor (TFT) on the substrate, wherein the thin-film transistor including a TFT channel layer, a first source and a first drain in the TFT channel layer and a first capping layer on the TFT channel layer. A MOSFET is on the substrate, with a second gate, a second source and a second drain on two sides of the second gate and a second capping layer on the second gate, wherein top surfaces of the second capping layer and the first capping layer are leveled, and a first ILD layer is on the first capping layer and the second capping layer, wherein the first ILD layer and the first capping layer function collectively as a gate dielectric layer for the TFT.
-
公开(公告)号:US12120962B2
公开(公告)日:2024-10-15
申请号:US18504176
申请日:2023-11-08
发明人: Tai-Cheng Hou , Fu-Yu Tsai , Bin-Siang Tsai , Da-Jun Lin , Chau-Chung Hou , Wei-Xin Gao
摘要: A method for fabricating a semiconductor device includes the steps of: providing a substrate, wherein the substrate comprises a MRAM region and a logic region; forming a magnetic tunneling junction (MTJ) on the MRAM region; forming a top electrode on the MTJ; and then performing a flowable chemical vapor deposition (FCVD) process to form a first inter-metal dielectric (IMD) layer around the top electrode and the MTJ.
-
-
-
-
-
-
-
-
-