RINGING SUPPRESSION CIRCUIT
    1.
    发明公开

    公开(公告)号:US20240187533A1

    公开(公告)日:2024-06-06

    申请号:US18074894

    申请日:2022-12-05

    发明人: TING-YI CHOU

    IPC分类号: H04M19/02 H04L25/02

    摘要: A ringing suppression circuit applicable to a transmitter module in a controller area network is provided, which includes a CANH driver circuit, a CANL driver circuit, a first operable circuit transmitting a CAN high signal, a second operable circuit transmitting a CAN low signal, and a termination component connected between the first operable circuit and the second operable circuit. By sequentially turning on a first, second, and third transistor of the CANH driver circuit and sequentially turning on a fourth, fifth, and sixth transistor of the CANL driver circuit, conventional ringing phenomenon is effectively suppressed. A plurality of transistors may also be configured for implementing the CANH driver circuit or the CANL driver circuit for further reducing a glitch. The transmitter module employing the proposed ringing suppression circuit is able to pull the bus to a recessive state and meanwhile suppress the ringing and improve the maximum data rate.

    TRANSIENT VOLTAGE SUPPRESSOR WITH ADJUSTABLE TRIGGER AND HOLDING VOLTAGES

    公开(公告)号:US20240186315A1

    公开(公告)日:2024-06-06

    申请号:US18074695

    申请日:2022-12-05

    IPC分类号: H01L27/02

    CPC分类号: H01L27/0262

    摘要: A transient voltage suppressor with adjustable trigger and holding voltages is provided, including a heavily doped substrate of a first conductivity type connected to a first node, a lightly doped epitaxial layer of a second conductivity type on the substrate, a first and third well region of the first conductivity type, a second well region of the second conductivity type, a first and third heavily doped region of the second conductivity type and a second heavily doped region of the first conductivity type. The heavily doped regions are commonly electrically connected to a second node, and individually disposed in the well regions. Trenches are disposed opposite in the substrate for electrical isolation. A floating base bipolar junction transistor and silicon controlled rectifier can be respectively formed under a positive and negative surged mode. Accordingly, the invention is advantageous of superior electrical performances, high layout flexibility and low area consumption.

    Transient voltage suppression device

    公开(公告)号:US11978809B2

    公开(公告)日:2024-05-07

    申请号:US17849824

    申请日:2022-06-27

    IPC分类号: H01L29/87 H01L29/06

    CPC分类号: H01L29/87 H01L29/0684

    摘要: A transient voltage suppression device includes at least one P-type lightly-doped structure and at least one electrostatic discharge structure. The electrostatic discharge structure includes an N-type lightly-doped well, an N-type well, a first P-type heavily-doped area, and a first N-type heavily-doped area. The N-type lightly-doped well is formed in the P-type lightly-doped structure. The N-type well is formed in the N-type lightly-doped well. The doping concentration of the N-type lightly-doped well is less than that of the N-type well. The first P-type heavily-doped area is formed in the N-type well. The first N-type heavily-doped area is formed in the P-type lightly-doped structure.

    Vertical bipolar transistor device

    公开(公告)号:US11508853B2

    公开(公告)日:2022-11-22

    申请号:US16940789

    申请日:2020-07-28

    摘要: A vertical bipolar transistor device includes a heavily-doped semiconductor substrate, a first semiconductor epitaxial layer, at least one doped well, an isolation structure, and an external conductor. The heavily-doped semiconductor substrate and the doped well have a first conductivity type, and the first semiconductor epitaxial layer has a second conductivity type. The first semiconductor epitaxial layer is formed on the heavily-doped semiconductor substrate. The doped well is formed in the first semiconductor epitaxial layer. The isolation structure, formed in the heavily-doped semiconductor substrate and the first semiconductor epitaxial layer, surrounds the first semiconductor epitaxial layer and the at least one doped well. The external conductor is arranged outside the first semiconductor epitaxial layer and the doped well and electrically connected to the first semiconductor epitaxial layer and the doped well.

    TRANSIENT VOLTAGE SUPPRESSION DEVICE
    5.
    发明申请

    公开(公告)号:US20200058636A1

    公开(公告)日:2020-02-20

    申请号:US16105310

    申请日:2018-08-20

    摘要: A transient voltage suppression device includes a lightly-doped semiconductor structure, a first doped well, a first heavily-doped area, a first buried area, and a second heavily-doped area. The lightly-doped semiconductor structure has a first conductivity type. The first doped well has a second conductivity type and is formed in the lightly-doped semiconductor structure. The first heavily-doped area has the second conductivity type and is formed in the first doped well. The first buried area has the first conductivity type and is formed in the lightly-doped semiconductor structure and under the first doped well, and the first buried area is adjacent to the first doped well. The second heavily-doped area has the second conductivity type and is formed in the lightly-doped semiconductor structure.

    Bidirectional silicon-controlled rectifier

    公开(公告)号:US10468513B1

    公开(公告)日:2019-11-05

    申请号:US16117147

    申请日:2018-08-30

    摘要: A bidirectional silicon-controlled rectifier includes a lightly-doped semiconductor structure, a first lightly-doped region, a second lightly-doped region, a first doped well, a second doped well, a first heavily-doped area, a second heavily-doped area, a third heavily-doped area, a fourth heavily-doped area. The lightly-doped semiconductor structure, the first heavily-doped area, and the third heavily-doped area have a first conductivity type. The first lightly-doped region, the second lightly-doped region, the first doped well, the second doped well, the fourth heavily-doped area, and the second heavily-doped area have a second conductivity type. A first part of the first lightly-doped region is arranged under the first doped well. A second part of the second lightly-doped region is arranged under the second doped well.

    Transient voltage suppression device

    公开(公告)号:US10388647B1

    公开(公告)日:2019-08-20

    申请号:US16105318

    申请日:2018-08-20

    摘要: An improved transient voltage suppression device includes a semiconductor substrate, a transient voltage suppressor, at least one first diode, at least one conductive pad, and at least one second diode. The transient voltage suppressor has an N-type heavily-doped clamping area. The first anode of the first diode is electrically connected to the N-type heavily-doped clamping area. The conductive pad is electrically connected to the first cathode of the first diode. The second anode of the second diode is electrically connected to the conductive pad and the second cathode of the second diode is electrically connected to the transient voltage suppressor. The first anode is closer to the N-type heavily-doped clamping area rather than the conductive pad. The conductive pad is closer to the N-type heavily-doped clamping area rather than the second anode.

    Self-balanced silicon-controlled rectification device

    公开(公告)号:US09748219B1

    公开(公告)日:2017-08-29

    申请号:US15241365

    申请日:2016-08-19

    IPC分类号: H01L27/02 H01L23/528

    摘要: A self-balanced silicon-controlled rectification device includes a substrate, an N-type doped well, a P-type doped well, at least one heavily doped clamping fin, at least one first P-type heavily doped fin, and at least one first N-type heavily doped fin. The N-type doped well and the P-type doped well are arranged in the substrate. The heavily doped clamping fin is arranged in the N-type doped well and the P-type well and protruded up from a surface of the substrate. The first P-type heavily doped fin and the first N-type heavily doped fin are respectively arranged in the N-type doped well and the P-type doped well, and protruded up from the surface of the substrate. The abovementioned elements forms silicon-controlled rectifiers (SCRs) are forward biased to generate uniform electrostatic discharge (ESD) currents through the SCRs.

    Three-dimension (3D) integrated circuit (IC) package
    9.
    发明授权
    Three-dimension (3D) integrated circuit (IC) package 有权
    三维(3D)集成电路(IC)封装

    公开(公告)号:US09224702B2

    公开(公告)日:2015-12-29

    申请号:US14104251

    申请日:2013-12-12

    IPC分类号: H01L21/00 H01L23/60 H01L23/00

    摘要: A three-dimension (3D) integrated circuit (IC) package is disclosed. The 3D IC package has a package substrate having a surface. At least one integrated circuit (IC) chip with or without suppressing a transient voltage and at least one transient voltage suppressor (TVS) chip are arranged on the surface of the substrate and electrically connected with each other. The IC chip is independent from the TVS chip. The IC chip and the TVS chip stacked on each other are arranged on the package substrate. Alternatively, the IC chip and the TVS chip are together arranged on an interposer formed on the package substrate.

    摘要翻译: 公开了一种三维(3D)集成电路(IC)封装。 3D IC封装具有具有表面的封装衬底。 具有或不抑制瞬态电压的至少一个集成电路(IC)芯片和至少一个瞬态电压抑制器(TVS)芯片布置在基板的表面上并彼此电连接。 IC芯片独立于TVS芯片。 彼此堆叠的IC芯片和TVS芯片布置在封装基板上。 或者,IC芯片和TVS芯片一起排列在形成在封装基板上的插入件上。

    METHOD FOR FABRICATING A PLANAR MICRO-TUBE DISCHARGER STRUCTURE
    10.
    发明申请
    METHOD FOR FABRICATING A PLANAR MICRO-TUBE DISCHARGER STRUCTURE 审中-公开
    制造平面微管排放结构的方法

    公开(公告)号:US20140106064A1

    公开(公告)日:2014-04-17

    申请号:US14109297

    申请日:2013-12-17

    IPC分类号: H01J9/02

    CPC分类号: H01J9/02 H01J17/066

    摘要: A method for fabricating a semiconductor-based planar micro-tube discharger structure is provided, including the steps of forming on a substrate two patterned electrodes separated by a gap and at least one separating block arranged in the gap, forming an insulating layer over the patterned electrodes and the separating block., and filling the insulating layer into the gap. At least two discharge paths are formed. The method can fabricate a plurality of discharge paths in a semiconductor structure, the structure having very high reliability and reusability.

    摘要翻译: 提供一种制造基于半导体的平面微管放电器结构的方法,包括以下步骤:在衬底上形成由间隙分开的两个图案化电极和布置在间隙中的至少一个分隔块,在图案上形成绝缘层 电极和分离块,并将绝缘层填充到间隙中。 形成至少两个排出路径。 该方法可以在半导体结构中制造多个放电路径,该结构具有非常高的可靠性和可再利用性。